Instruction manual Vol.2



Honeywell

COMPUTER CONTROL DIVISION

Series 16 general purpose I/C digital computer

到中国和

Doc. No. 130071621

M-967

Instruction Manual

DDP-516

GENERAL PURPOSE COMPUTER

Volume II

September 1966





COPYRIGHT 1966 by Honeywell Inc., Computer Control Division, Framingham, Massachusetts. Contents of this publication may not be reproduced in any form in whole or in part, without permission of the copyright owner. All rights reserved.

Printed in U.K. COPIA PRODUCTUM, HARROW.

CONTENTS

VOLUME II

					Page
Chapter	I Introduction				1-1
	Signal Mnemonics				1-2
	Table 1-1 Symbols and Definitions				1-2
	Table 1-2 Function Index				1-3
Chapter	II Flow Charts/Instruction Analys	ses			2-1
	F-Cycle				2-4
	I-Cycle				2-6
Mem	ory Reference				
-	ADD - Add				2-8
	ANA - Logical AND				2-10
	CAS - Compare			OPC)	2-12
	ERA - Exclusive OR				2-14
	IMA - Interchange Memory and A			140	2-16
	IRS - Increment, Replace, and Skip				2-18
	JMP - Unconditional Jump				2-20
	JST - Jump and Store Location				2-22
	LDA - Load A				2-24
	LDX - Load Index Register				2-26
	STA - Store A				2-28
	STX - Store Index Register				2-30
	SUB - Subtract				2-32
Cam	i				
Gene	operando cualizativo				
	ACA - Add C to A	4			2-34
	ADA - Add ONE to A				2-36
	CAL - Clear Left Half				2-38
	CAR - Clear Right Half				2-40
	CAS - Complement A Sign				2-42
	CMA - Complement A				2-44
	CRA - Clear A-Register				2-46
	CSA - Copy Sign and Set Sign Plus				2-48
	ENB - Enable Program Interrupt				2-50
	HLT - Halt				2-52
	IAB - Interchange A and B				2-54
	ICA - Interchange Halves				2-56
	ICL - Interchange and Clear Left Half				2-58

CONTENTS (Cont)

		Page
	ICR - Interchange and Clear Right Half	2-60
	INH - Inhibit Program Interrupt	2-62
	INK - Input Keys	2-64
	NOP - No Operation	2-66
	OTK - Output Keys	2-68
	RCB - Rese C to ZERO	2-70
	SCB - Set C to ONE	2-72
	COMMON SKIP	2-74
	SSM - Set Sign Minus	2-76
	SSP - Set Sign Plus	2-78
	TCA - Two's Complement A	2-80
Inp	ut-Output	
	INA - Input to A	2-82
	OCP - Output Control Pulse	2-84
	OTA/SMK - Output from A/Set Mask	2-86
	SKS - Skip if Sense Line Set	2-88
Sh	ift	
	COMMON SHIFT ENTRY	2-90
	ALR - Left Logical Rotate	2-90
	ALS - Arithmetic Left Shift	2-92
	ARR - Logical Right Rotate	2-94
	ARS - Arithmetic Right Shift	2-96
	LGL - Logical Left Shift	2-98
	LGR - Logical Right Shift	2-100
	LLL - Long Left Logical Shift	2-102
	LLR - Long Left Rotate	2-104
	LLS - Long Arithmetic Left Shift	2-106
	LRL - Long Right Logical Shift	2-108
	LRR - Long Right Rotate	2-110
	LRS - Long Arithmetic Right Shift	2-112
	COMMON SHIFT EXIT	2-113
	Table 2-1 Generating OPCIS+ for Specific Skip Instructions	2-75

DDP-516 GENERAL PURPOSE COMPUTER



DDP-516 General Purpose Computer

SECTION I INTRODUCTION

This volume contains flow charts and analyses of all DDP-516 instructions. Separate coverage is provided for the memory reference fetch cycle. The instructions are presented in groups (i.e., load and store, arithmetic, logical, etc.). For convenient reference, the mnemonic, number of cycles, and Op Code appear on each page. Symbols and abbreviations used in the flow charts are defined in Table 1-1. A function index is provided to be used as an aid in determining function sources and definitions, (Table 1-2).

Signal Mnemonics

The electrical characteristics of the computer circuits are called: passive (+6 vdc) and active (0 vdc). The logical functions are true (logic ONE) and false (logic ZERO). In general there are two ways of relating the electrical characteristic and logical function for each signal mnemonic:

- a. An assertion signal (for example, A01FF+) is logically true when it is at +6 vdc; and is logically false when it is at 0 vdc.
- b. A negation signal (for example, A01FF-) is logically true when it is at 0 vdc; and is logically false when it is at +6 vdc.

A particular signal mnemonic can be labeled assertion or negation arbitrarily. The signal mnemonic convention uses the sixth character to specify assertion or negation.

Table 1-1.
Symbols and Definitions

	ibois and Deminitions
Symbol	Definition
∧or ⋅	Logical AND
V	Logical OR
v or⊕	Exclusive OR
—⇒	Replaces
-	Is exchanged with
· · · · · · · · · · · · · · · · · · ·	Is discarded
()	Contents of a hardware register
[EA]	Contents of a core location specified by the effective operand address
A	A-register
ADB	Address bus
В	B-register
С	Carry flip-flop (CBlTF)
E	E-register
EA	Effective operand address; the address from which the operand will be obtained
F	Flag (indirect address indicator) or F-register
INB	Input bus
IW	Instruction word
М	M-register
N	Two's complement of number of shifts to be performed
ОТВ	Output bus
Р	P-register
Х	X-register

Table 1-2. Function Index

processor (CASA) of the CASA) o		
Mnemonic	LBD No. (Signal Source)	Definition
0 x x PA	101-116-C5	Adder input OR gates (G & H), bits 1 through 16
0CPLS	134-K10	Output control pulse
0CPRC	147-F3	Output control pulse, real-time clock
0PG00	120-F1	Op group 00
0PG3C	120-F9	Op group for three cycle instructions (JST v IRS v CAS v IMA v LDX v DOUBLE PRECISION)
0PGAA	127-E9	Op group, A-cycle utilization of A-register.
0PGDP	124-F11	Op group, double precision arithmetic operation (ADD v SUB v LDA v STA)
0PGJS	129-J11	Op group, jump or skip (JMP v JST v IRS v (SKIP ENABLED))
0PGMD	123-B6	Op group, multiply or divide (MPY v DIV)
0PGNS	125-B11	Op group, negative sum. Control ENSHL/ ENSLL for subtractive process, (SUB v IRS v CASAM)
0PGSM	128-C10	Op group, sum to M-register control (STA v IMA v LDX v STX)
0PGWR	126-E6	Op group, write/read control (STA v IMA v LDX v STX v IRS v JST)
0TB <u>x x</u>	138-XX	Output bus, bits 1 through 16
0TPMA	240-H6	Output transfer pulse, DMA option
10GRP	120-K5	Op group, input/output group
10PLS	134-J9	Input/output pulse
lAD61	135-C3	Interrupt address 61 (RTC location 00061)
1AD63	135 - C5	Interrupt address 63 (Standard interrupt location 00063)
1ADX <u>x</u>	135 - C4	Interrupt address, location 00XX1 through 00XX7
1CYEF	119 - G8	I-cycle early flip-flop. (Indirect address)
lCYLF	119-K7	I-cycle late flip-flop. (Indirect address)
1CYS1	263-E7	I-cycle and sector zero not selected
1G <u>x x x</u>	200-XX	Interrupt address greater than 063 or 067 or 077 or 107 or 117 or 127 or 137 (as applicable)
1MA0P	120-F5	IMA op code
INB x x	101-116- <u>p</u> 5	Input bus, bits 1 through 16
INCSC	126-L3	Increment shift counter if not 008
IND <u>x</u> <u>x</u>	132-XX	Console indicator lamp drivers, bits 1 through 16

Table 1-2. (Cont) Function Index

		unction index
Mnemonic	LBD No. (Signal Source)	Definition
INHPF	135-F11	Inhibit power failure interrupt
lNK0P	122-L8	INK op code
INSTR	241-L2	Input strobe, DMA option.
1RS0P	120-K3	IRS op code
1YB <u>x</u> <u>x</u>	223-XX, 135-XX	Input-to-Y bus, bits 2 through 16. DMC option, and program interrupt
AxxFF	101-116-J5	A-register flip-flops, bits I through 16.
A00FF	124-L4	A00 flip-flop
A0QM1	124-J8	A00FF equals M01FF
A1QA2	126-B3	A01FF equals A02FF, normalize signal
ACKA x	241-B4	Acknowledge for DMA channel 1 through 4
ACKPF	135-B3	Acknowledge for power failure interrupt
ACKRC	135-B4	Acknowledge for real-time clock
ACTxx	244-XX	DMA address count bits 1 through 16
ACYEF	119-F4	A-cycle early flip-flop
ACYLF	119-L4	A-cycle late flip-flop
ACYNX	129-B1	A -cycle is next main frame cycle
ADBxx	138-XX	Address bus, bits 7 through 16
ADD0P	120-F2	ADD op code
ANA0P	120-F1	ANA (logical AND to A)op code
AZER0	126-L9	A-register equals zero, bits I through 16.
AZZZZ	125-L10	A general control flip-flop
BxxFF	101-116-J1	B-register flip-flop, bits 1 through 16.
BANK x	145-C2	Memory bank select A, B, C, or D
BRICY	134-C7	BREAK and I-cycle
BREAK	134-K1	BREAK flip-flop. Set by program interrupt, RTC, memory increment, or DMC operation, etc.
BRREQ	134-E1	BREAK request (sync-in to BREAK operation)
CAS0P	120-H4	CAS op code (compare A and SKIP)
CASAM	126-L4	A01FF equals M01FF in CAS instruction
CBITF	124-L2	C-bit flip-flop (arithmetic overflow, etc.)
CHEN ×	241-B9	Channel enable for DMA option (channels 1 through 4)
CHSL <u>x</u>	241-D3	Channel select for DMA option (channels l through 4)
CLAIL	130-H11	Clear A-register bit l (clock level)
CLAMP	141-J7	Clear A-register with manual pushbutton switch
CLATL	122-F7	Clear A-register, total (clock-level)
CLATR	122-H7	Clear A-register, total (clock-reset)

Table 1-2. (Cont)
Function Index

Mnemonics	LBD No. (Signal Source)	Definition
CLBMP	141-F7	Clear B-register with manual pushbutton switch
CLBTR	123-J7	Clear B-register, total (clock-reset)
CLCHS	241 - J5	Clear DMA channel select flip-flops (clock-reset)
CLDTR	125-H5	Clear D-register to ONEs, total (clock-reset)
CLETR	125-H2	Clear E-register to ONEs, total (clock-reset)
CLFTL	125-H8	Clear F-register, total (clock-level)
CLLTR	241-L10	Clear L-register, DMA option, total (clock-reset)
CLMMP	141-B7	Clear M-register with manual pushbutton switch
CLMTR	128-K8	Clear M-register, total (clock-reset)
CLP1L	134-L2	Clear program interrupt and memory increment request lines
CLPMP	141-C7	Clear P- and Y-registers with manual pushbutton switch
CLPTR	129-J10	Clear P-register, total (clock-reset)
CLRDR	126-L1	Clear D-register when master clock oscillator has stopped
CLRF5	134-E7	Clear bit 5 of F-register on program interrupt
CLSEX	134-K5	Clear single execute, (program interrupt and memory increment) request flip-flops
CLSZR	262-H9	Clear sector zero relocation
CLXTR	128-F8	Clear X-register, total (clock-reset)
CLYTR	129 - J3	Clear Y-register, total (clock-reset)
CLZTL	241-L5	Clear Z-register, (DMA option) total (clock-level)
CMK09	122-L7	Clear mask flip-flops for OTK instruction
CMKXX	134-K7	Clear mask, I/O control pulse.
D00DJ	130-D1	Fictitious D00 bit to take care of right shift end effects
D00FF	130-H9	D00 control flip-flop, extension of D-register.
DxxFF	101-116-F8	D-register flip-flops, bits I through 16
D0GFF	124-L7	Divide termination control flip-flop for arithmetic option
D17DJ	130-F3	Fictitious D17 bit (end effect) of left shift
DILA x	245-F8	Device interrupt line, DMA channels l through 4
DIQAZ	123-B3	D01FF equals AZZZZ flip-flop
DIVOP	120-F5	DIV op code
DALEN	224-	DMC address line enable
DCY2X	221-D10	DMC cycle 2

Table 1-2. (Cont) Function Index

		tion index
Mnemonics	LBD No. (Signal Source)	Definition
DCY3X	221-K5	DMC cycle 3
DCYXX	221-B10	DMC cycle 1, 2, and 3
DG ONE	126-D9 -	D-register equals zero, bits 1 through 16.
DMAIN	259 - XX	DMA input mode
DMACY	241-L7	DMA cycle
DMARQ	241-B5	DMA request
DMAWR	241 - G9	DMA write/read control
DMCCY	138-B11	DMC cycle 1, 2, 3, and 4
DMCRQ	220-F6	DMC request
DMCRR	221-F2	DMC reset ready line
DMCWR	221-L2	DMC write/read control
DP0LX	124-J11	Double precision or LDX op code
DPM0D	124-B10	Double precision mode flip-flop
DRLIN	143-B4	Device ready line
DSPL0	141 - D7	Display operating indicators
DSPLA	141-H7	Display A-register
DSPLB	141-E7	Display B-register
DSPLM	141-A7	Display M-register
DSPLX	141-K7	Display X-register
DSPLY	141-B7	Display Y-register
E <u>x</u> FF	101-116-L3	E-register flip-flops, bits 1 through 16.
E01NS	119-E1	End of instruction
E0ADJ	130 - D9	Fictitious E-register bit for shift end effect
E0BDJ	130-F1	Fictitious E-register bit for shift end effect
E0CDJ	130-D8	Fictitious E-register bit for shift end effect
E0DDJ	130-D11	Fictitious E-register bit for shift end effect
E0Y16	124-J9	Enable zero to Y-register, bit 16.
ElCHL	125-F10	Enable ONE to shift counter bit 11 (clock-level)
EICTS	125 - J8	Enable ONEs to shift counter, total (clock-set)
EIDTS	125-L6	Enable input bus to D-register, bits I through 16 (clock-set)
ElK17	127-L4	Enable l carry-in from fictitious bit 17 (end inject carry)
ElYHS	129-L7	Enable IYB, bits 2 through 9, to Y-register (clock-set)
ElYLS	129-L6	Enable IYB, bits 10 through 16, to Y-register (clock-set)
E40SC	121 - C2	Enable 40 (octal) to shift counter. Setup for NRM instruction
E57SC	124-J3	Enable 57 (octal) to shift counter. Setup for DIV instruction

Table 1-2. (Cont) Function Index

Mnemonics	LBD No. (Signal Source)	Definition
E70SC	124-G3	Enable 70 (octal) to shift counter. Setup for MPY instruction
EASTL	127-L1	Enable A-register to sum network, bits 1 through 16 (clock-level)
EBETS	125-L1	Enable B-register to E-register, bits 1 through 16 (clock-set)
ECETS	125-L3	Enable shift counter to E-register, bits 11 through 16 (clock-set)
EDA 1 L	130-H10	Enable D-register to A-register, bit l (clock-level)
EDAHS	122-L1	Enable D-register to A-register, bits 1 through 8 (clock-set)
EDALS	122-L2	Enable D-register to A-register, bits 9through 16 (clock-set)
EDBTS	123-L2	Enable D-register to B-register, bits 1 through 16 (clock-set)
EDM <u>x</u> <u>x</u>	101-116 - G8	Enable D-register to M-register, bits 1 through 16 (DJs with ESMgates)
EDMA Y	241-L3	Enable DMA bus (address count or Z-register) to Y-register, bits I through 16 (clock-set)
EDMTS	128-H11	Enable D-register to M-register, bits l through 16 (clock-set)
EDPTL	129-G9	Enable D-register to P-register (clock-level)
EDPTS	129-L9	Enable D-register to P-register, bits 1 through 16 (clock-set)
EDYTS	129-L2	Enable D-register to Y-register, bits 1 through 16 (clock-set)
EEALS	122-K4	Enable E-register to A-register, bits 11 through 16 (clock-set)
EEATS	122-L4	Enable E-register to A-register, bits l through 10 (clock-set)
EMC <u>x x</u>	121-X11	Enable M-register to shift counter, bits 11 through 16, respectively.
EMCTL	125-J11	Enable M-register to shift counter, bits 11 through 16 (clock-level)
EMFTL	128-K4	Enable M-register to F-register, bits 3 through 6 (clock-level)
EMSHL	127-L8	Enable M-register to sum network, bits l through 7 (clock-level)
EMSLL	127-L10	Enable M-register to sum network, bits 8 through 16 (clock-level)
EMXTS	128-H7	Enable M-register to X-register, bits 1 through 16 (clock-set)
ENSHL	127-L7	Enable M-register (negation) to sum network, bits 1 through 7 (clock-level)
ENSKI	150-K2, 3	Selection Sink Enable Pulse

Table 1-2. (Cont) Function Index

		inction index
Mnemonics	LBD No. (Signal Source)	Definition
ENSLL	127-L5	Enable M-register (negation) to sum network, bits 8 through 16 (clock-level)
ENTRA	141-H4	Enter A-register (manual console op)
ENTRB	141-E4	Enter B-register (manual console op)
ENTRM	141 -A4	Enter M-register (manual console op)
ENTRP	141-B4	Enter P-register (manual console op)
ENYSW	150-K4,5	Digit Selection Switch Enable Pulse
EPSLL	128-H4	Enable P-register to sum network bits 3 through 16 and enable M-register bits 1 and 2 to sum network (clock-level)
EPYTS	129-L4	Enable P-register to Y-register, bits 1 through 16 (clock-set)
ERA0P	120-K1	ERA op code (exclusive OR to A)
ERLAX	259-XX	End of range for DMA
ERLXX	222-L11	End of range line for DMC
ESDTS	125-L4	Enable adder sum to D-register, bits l through 16 (clock-set)
ESMTS	128-H10	Enable sum network input to M-register, bits 1 through 16 (clock-set)
ETAHS	122-L5	Enable transposed D-register, bits 9 through 16 into A-register, bits 1 through 8 (clock-set)
ETALS	122-L6	Enable transposed D-register bits 1 through 8 into A-register, bits 9 through 16 (clock-set)
EXSTL	128 - K5	Enable X-register to sum network, bits l through 16 (clock-level)
EXTMD	136 - H1	Extended addressing mode flip-flop
EYSHL	128-K3	Enable Y-register to sum network, bits l through 7 (clock-level)
EYSLL	128-K2	Enable Y-register to sum network, bits 8 through 16 (clock-level)
EYZTL	241-L6	Enable Y-register to Z-register, bits l through 16 (clock-level)
EZYTL	241 - J7	Enable Z-register to Y-register via ACT_ + lines, bits 1 through 16 (clock-level)
F01CY	119 - D7	F or I cycle control flip-flops are set
F0 x FF	120-DX	Function register, bits 3 through 6
FCX00	134-J11	Function control indicating address bus lines 08, 09, 10, and 14 are all zero
FCYEF	119-F10	F-cycle early flip-flop
FCYLF	119 - K10	F-cycle late flip-flop
FCYM2	136-F4	F-cycle/M02FF (tag store flip-flop for extended addressing mode)
FCYS0	127-F5	F-cycle sector zero specified in memory reference instruction addressing

Table 1-2. (Cont) Function Index

		ction index
Mnemonics	LBD No. (Signal Source)	Definition
$G \times DJ$	101-116-B4	Adder network input (A v X), bits 1 through 16, respectively
GEN0A	120-K11	Generic operation, class A
GEN0B	120-K10	Generic operation, class B
GEN0P	120-C11	Generic operation
$H \times DJ$	101-116-B9	Adder network input (M v P v Y v M -), bits l through 16, respectively
HOLDM	128 - J8	Hold M-register contents (inhibit CLMTR-)
JAMKN	127 - J4	Jam carry network (suppress carries)
JMP0P	120-J1	JMP op code
JST0P	120-K4	JST op code
L <u>x</u> FF	242-243-XX	L-register flip-flops, bits 1 through 16 (DMA option)
L0B <u>x</u> <u>x</u>	242-243-XX	L-register output bus, bits 1 through 16 (DMA option)
L17XX	133-XX	Fictitious L17 for parity injection
LlBxx	245-XX	L-register input bus, bits l through 16
LDA0P	120-F1	LDA op code
LMPRN	132-C3	Lamp, run indicator
LMR <u>x x</u>	153-161-E5, 11	Selection Switch Discharge Resistor Line
LSX0P	120 - H5	Load/store X-register op code
LXACY	263 - D9	Load X-register/A-cycle
MxxFF	101-116-J8	M-register, bits 1 through 16
MOIML	262 - K7	M01 control from memory lockout
M02DJ	136-H5	M02 DJ gates for extended addressing
M17FF	133-K10	Parity bit flip-flop of memory parity option
M5G ₄ G	123-F1	Minterm control in DP and IAB instructions
MACYL	128-E1	Multiply control in A-cycle
MADFF	124-L5	Multiply and divide control flip-flop
MAST0	141-E9	Memory access, store mode
MBSYL	150-B2	End of Memory Busy pulse
MCRST	118 - G1	Master clock, reset phase
MCSET	118-F3	Master clock, set phase
MCTLG	118-G2	Master clock, timing level generator phase
MDA2A	123-D3	MPY/DIV option, A-cycle, TL2, control minterm A
MDA2C	123-G10	MPY/DIV option, A-cycle, TL2, control minterm C
MDG2E	123-D1	MPY/DIV option, timing level 2, control minterm E

Table 1-2. (Cont) Function Index

Mnemonics	LBD No. (Signal Source)	Definition
MDG4D	123 <i>-</i> G9	MPY/DIV option, timing level 4, control minterm D
MD01X to MD17X	153 to 161 C4, 5	Memory data output signals
MDSLA	122-B9	MPY/DIV option, shift left A-register
MDSRA	123-E9	MPY/DIV option, shift right A-register
MEL0V	262-K3	Memory lockout violation flip-flop
MEMAC	141-G8	Memory access mode control
MEMCl	126-J11	Memory cycle initiate
MFG2E	122-F11	Main frame, general cycle, TL2, minterm E
MM <u>x x x</u>	142-XX	Memory to M-register data bits 1 through 16, from memory bank A through D and combinations
MPEFF	133-J7	Memory parity error flip-flop
MPY0P	120-F5	MPY op code
MSTCL	141-B10	Master clear (over all initialization)
N x x PA	101-116-C9	Adder network input AND gates (G \wedge H), bits 1 through 16, respectively
NOP10	125-D10	I/O no operation. Device not ready
NOSTO	262-D3	No store. Protected memory area is being accessed.
NRM0P	128-D1	NRM op code
PxxFF	101-116-J11	P-register flip-flops, bits I through 16
P02BS	136-D5	P02 storage flip-flop for bank control extended addressing.
P1L00	133-L6	Program interrupt line 00 (standard)
PIREQ	143-XX	Program interrupt request
PISEX	134-C2	Program interrupt or single execute request
PARCK	143-B4	Parity check indicator from I/O
PERMI	134-E4	Permit interrupt flip-flop
PFINT	135-B8	Power failure interrupt signal from sensing PAC
PFHLT	141-K8	Power failure halt mode control
PMIND	136-K1	Previous mode indicator flip-flop for extended-addressing mode
PR0T x	264-XX	Accessing protected sector 0 through 3
_		00-07 or 40-47 10-17 or 50-57 20-27 or 60-67 30-37 or 70-77
R x x PA	101-116-C9	Adder network or gates (G v H-), bits l through 16, respectively

Table 1-2. (Cont) Function Index

	T	oction Index
Mnemonics	LBD No. (Signal Source)	Definition
RCYF1	150-E1	Read cycle flip-flop
RC7SW	150-H5	Digit selection switch read timing pulse
RDATA	150-E5	Memory data input disable pulse
READY	141-J10	Prestart signal from console pushbutton switch
REM0K	123-B1	Remainder OK to terminate divide
RENSK	150-E4	Selection Sink enable read timing pulse
RESTR	262-F5	Restricted mode flip-flop for memory lockout option
RPTT2	126-G5	Repeat TL2 timing level
RRCXX	126-L6	Read-regenerate cycle control to memory
RRLIN	134-K8	Reset ready line signal to I/O device
RSKAl	150-E2	Selection sink read command timing pulse
RTCAD	147-F9	Real-time clock address decoder
RTCLK	147-H2	Real-time clock service request
RUNFF	126 - J2	RUN control flip-flop
RUNMD	141-D10	RUN mode console switch control
RXSWA	150-E2	X-Selection switch read command pulse
RYSWA	150-E3	Digit selection switch read command timing pulse
SxxCx	. 117-XX	Sum network outputs from carry gating, bits 1 through 16, respectively
SAMIN	240-H3	Sense amplifier to M-register inhibit. DMA memory control
SC x x F	121-XX	Shift counter flip-flops. Bits 11 through 16.
SCQ70	121-L1	Shift counter equals octal 70
SCQ77	121-L1	Shift counter equals octal 77
SCZR0	121-L3	Shift counter equals zero
SCZR1	121-L2	Shift counter equals zero or minus one (77)
SDARS	123-L11	Shift (double) A-register, right shift (clock-set)
SDBRS	123-L10	Shift (double) B-register, right shift (clock-set)
SDB <u>x</u> <u>x</u>	130 - C6	End effects for SDBRS to B-register, bit 1 and bit 2
SDR <u>x</u> <u>x</u>	140-X7	Set data register, bits 1 through 16, from console pushbutton switches
SEC <u>x</u> <u>x</u>	272-xx	Sector (00-77) is unprotected in memory lockout option
SENS <u>x</u>	140-X10	Sense switches on console, 1 through 4, respectively
SETA0	125 - J9	Set A00FF control signal

Table 1-2. (Cont) Function Index

Mnemonics	LBD No. (Signal Source)	Definition
SETAZ	125 - J9	Set AZZZZ control signal
SETF5	134-H5	Set bit 5 of F-register for memory increment
SETTA	240-G11	Set TLA timing level flip-flop in DMA option
SEX00	135-B6	Standard interrupt priority network flip-flop
SEXLV	135-B5	Memory lockout violation interrupt priority network flip-flop
SEXPF	135-B3	Power failure interrupt priority network flip-flop
SEXRC	135-B3	Real-time clock service request priority network flip-flop
SEXRQ	200-XX	Single execute memory increment request
SHA0P	120-K8	Shift A-register op code
SHASC	120-K7	Shift A-register and shift counter does not equal zero
SKGRP	120 - K6	Skip group op code
SLATS	122-L10	Shift left to A-register (clock-set)
SLBTS	123-L4	Shift left to B-register (clock-set)
SMK01	134-L11	Set mask group No. 1 (standard devices)
SMK09	122-Ј9	Set mask group No. 9 (OTK instruction)
SMKXX	134-E10	Set mask general output strobe
SMPlL	135-A10	Sample program interrupt lines
SPM0D	135 - H9	Single pulse mode control (service jumper)
SRATS	122-L11	Shift right to A-register (clock-set)
SRBTS	123-L9	Shift right to B-register (clock-set)
SRSTL	128-H1	Shift right from A-register to sum network (clock-level)
STA0P	120-F2	STA op code
START	141 - J9	Start pushbutton switch release
STCHN	241-L1	Set channel enable flip-flops in DMA option
STCHS	241 - J6	Set channel select flip-flops in DMA option
STEPP	141 <i>-</i> G10	Step P-register in MEMAC mode
STEXT	136-H9	Set extended addressing mode
STRBI	150-G6,7	Sense amplifier strobe pulse
SUB0P	120-F1	SUB op code
SW01 to SW17	(Core Stack)	Sense amplifier core stack sense winding inputs
TACFF	240-C7	Timing level mid-TLA through mid-TLC (DMA option)
TBDFF	240-C10	Timing level mid-TLB through mid-TLD (DMA option)
TL13F	118-D5	Timing level mid-TLl through mid-TL3

Table 1-2. (Cont) Function Index

Mnemonics	LBD No. (Signal Source)	Definition
TLIFF	118-J11	Timing level TL1
TL23F	118-D8	Timing level mid-TL2 through mid-TL3
TL24F	118-D11	Timing level mid-TL2 through mid-TL4
TL2FF	118-J8	Timing level TL2
TL3FF	118-J6	Timing level TL3
TL4FF	118-J3	Timing level TL4
TLATE	118-B8	Timing level, late, TL2 and TL3 inclusive
TLAFF	240-F11	Timing level A in DMA option
TLBFF	240-F9	Timing level B in DMA option
TLCFF	240-F6	Timing level C in DMA option
TLDFF	240-F4	Timing level D in DMA option
TLEFF	240-F2	Timing level E in DMA option
VAC00	148-E9	0 vac, transformer center tap
VAC03	148-E9	3 vac, PFI transformer
VDC06		-6 vdc
WCYFI	150-E7	Write cycle flip-flop output
WENSK	150-E9	Selection sink enable write timing pulse
WRINH	126-D8	Write inhibit
WSKA1	150-E10	Write sink activate
WT7SW	150-H4	Digit selection switch write timing pulse
WXSWA	150-E11	X-selection switch write command pulse
WYSWA	150-E9	Digit selection switch write command timing pulse
X x x FF	101-116-L8	X-register flip-flops, bits 1 through 16
XD01 to XD32	152- <u>XX</u>	X-selection switch outputs
XB01 to XB16	152 - XX	X-selection sink outputs
$Y \times X \times FF$	101-116-L10	Y-register flip-flops, bits 1 through 16
Y04XX to Y16XX	101, 116-L10	Double rail memory address signals
YSKRH	150-K-11	Digit selection sink command pulse
YSKRL	150-K9	Digit selection sink command pulse
YSWRH	150-K7	Digit selection switch command pulse
YSWRL	150-E4	Digit selection switch command pulse
01YD1X to 17YD8X	153-161, -F <u>X</u>	Digit selection switch outputs
01YB1X to 17YB4X	153-161, -K <u>X</u>	Digit selection sink outputs
$Z \times FF$	244-XX	Z-register flip-flops, bits 1 through 16
ZSEC x	270-XX	Zero sector relocation mask, bit 2 through 7

NOTE: \underline{x} indicates a variable character position in the mnemonic.



SECTION II FLOW CHARTS/INSTRUCTION ANALYSES

The instruction analyses are detailed presentations of some key signals generated within the CPU from the time an instruction operation code is recognized until the execution is complete and the next instruction's fetch cycle is initiated. The instruction fetch cycle and I-cycle are covered on pages 2-4 through 2-7. Included in an analysis are the source, destination, and operational description of the signal. The location of the logic making up the signal is also given. Within each instruction class, the definitions of Instruction Analyses are presented in alphabetical order of their mnemonic code as follows:

	CODE	INSTRUCTION	CODE	INSTRUCTION
Ge	neric		Input-Output	
	ACA AOA CAL CAR CHS CMA CRA CSA ENB HLT IAB ICA ICL ICR INH INK NOP OTK RCB SCB	Add C to A Add ONE to A Clear Left Half Clear Right Half Complement A Sign Complement A Clear A-register Copy Sign and Set Sign Plus Enable Program Interrupt Halt Interchange A and B Interchange Halves Interchange and Clear Left Half Interchange and Clear Right Half Inhibit Program Interrupt Input Keys No Operation Output Keys Reset C to ZERO Set C to ONE	INA OCP OTA SMK SKS Memory Ref ADD ANA CAS ERA IMA IRS JMP JST LDA LDX STA STX SUB	Input to A Output Control Pulse Output from A Set Mask Skip if Sense Line Set erence Add Logical AND Compare Exclusive OR Interchange memory and A Increment, Replace, and Skip Unconditional Jump Jump and Store Location Load A Load Index Register Store A Store Index Register Subtract
	S	(Skip Group)	Shift	
	SSM SSP TCA	Set Sign Minus Set Sign Plus Two's Complement A	ALR ALS ARR ARS	Logical Left Rotate Arithmetic Left Shift Logical Right Rotate Arithmetic Right Shift

CODE	INSTRUCTION
Shift (Cont)	•
LGL	Logical Left Shift
LGR	Logical Right Shift
LLL	Long Left Logical Shift
LLR	Long Left Rotate
LLS	Long Arithmetic Left Shift
LRL	Long Right Logical Shift
LRR	Long Right Rotate
LRS	Long Arithmetic Right Shift


The flow charts summarize the sequence of events that occur within the central processor (CPU) during the execution of each instruction. The flow charts are easy to use if the reader applies the following general analysis.


With reference to the Clear A (CRA) flow chart, note that to the left of each box is an alphanumeric (such as Tl) and columns of letter codes (such as R, L, S). The alphanumeric is the time during which operations within the horizontal dashed lines occur. The letter codes specify whether the functions in the same horizontal plane are levels (L), controlled by the reset clock MCRST (R), or controlled by the set clock MCSET (S).

The information within abox is in abbreviated text form, that is to say that certain key phrases have been replaced with symbology. An example is $0 \rightarrow (M)$, which means that the contents of the M-register is replaced with zeros (cleared). Another method of clearing registers used in the DDP-516 is 1's \rightarrow (D). Rather than replacing the contents of the D-register with zeros, the contents are replaced with ones. This method only applies to the D-, E-, and X-registers. All other registers are cleared to all zeros.

The mnemonics to the right of the box are the signals that implement the operation described in the box. In the case of $0 \rightarrow (M)$ it is clear M-register totally on reset clock (CLMTR-) which causes the register to be cleared.

In some cases mnemonics are deliberately omitted from the flow chart for simplicity. In these cases, reference to the analyses of instructions is required.





Memory Reference F-Cycle (excluding JMP)

Instruction:

OP Code: Description:

Type:


7 8 9 10 11 12 13

Execution Time (usec):

EPSLL+ 128-H4 F TLATE L (FCYEF+)(TLATE-) -128-F3 101116-A10 Enable P-1 adder E1K17- 127-L4 F TLATE L (TLATE-) 127-J5 116-D7/D9 Force carr CLMTR- 128-K8 F TL1 R (MCRST+)(H0LDM-)(TL1FF+) 128-K8 101116-H9 Clear M-r. CLDTR- 125-J5 F TL1 R (1CYEF-)(ACYEF-)(TL1FF+) 125-A5 101116-E7 CNEs CLFTL- 125-J7 F TL1 L (1CYEF-)(ACYEF-)(TL1FF+) 125-A5 120-B1 121-A5 Clear AZZ 124-L5 Clear DOG CNES ESDTS+ 125-L4 F TL1 S (1CYEF-)(ACYEF-)(TL1FF+) 125-A5 101116-D4- Enable add D-register	ry to adder egister egister to egister t counter ZZZ F-F D FF FF ler sum to er le execute FF
E1K17- 127-L4 F TLATE L (TLATE-) 127-J5 116-D7/D9 Force carr CLMTR- 128-K8 F TL1 R (MCRST+)(H0LDM-)(TL1FF+) 128-K8 101116-H9 Clear M-reconstruction (MCRST+) 125-J5 F TL1 R (1CYEF-)(ACYEF-)(TL1FF+) 125-A5 101116-E7 ONEs Clear F-reconstruction (MCRST+) 125-J7 F TL1 L (1CYEF-)(ACYEF-)(TL1FF+) 125-A5 120-B1 121-A5 Clear Shift Clear AZZ 124-L5 125-L10 Clear AZZ 124-L5 Clear MAD Clear DOG Clear DOG CLEAR AZZ 124-L7 Clear DOG CLEAR AZZ 124-L7 Clear DOG CLEAR AZZ 124-L7 Clear MAD CLEAR AZZ 124-L7 Clear DOG CLEAR AZZ 124-L7 CLEAR AZZ 125-L10 CLEAR AZZ 124-L5 CLEAR AZZ 124-L5 CLEAR AZZ 124-L7 CLEAR AZZ 124-L5 CLEAR AZZ 124-L7 CLEAR AZZ 124-L5 CLEAR AZZ 124-L7 CLEAR AZZ 124-L5 CLEAR AZZ 124-L5 CLEAR AZZ 124-L5 CLEAR AZZ 124-L7 CLEAR AZZ 124-L5 CLEAR A	ry to adder egister egister to egister t counter ZZZ F-F D FF FF ler sum to er le execute FF
CLMTR- 128-K8 F TL1 R (MCRST+)(H0LDM-)(TL1FF+) 128-K8 101116-H9 Clear M-r. CLDTR- 125-J5 F TL1 R (1CYEF-)(ACYEF-)(TL1FF+) 125-A5 101116-E7 ONEs CLFTL- 125-J7 F TL1 L (1CYEF-)(ACYEF-)(TL1FF+) 125-A5 120-B1 121-A5 Clear AZZ	egister egister to egister t counter ZZZ F-F D FF FF ler sum to er le execute FF
CLDTR- 125-J5 F TL1 R (ICYEF-)(ACYEF-)(TL1FF+) 125-A5 101116-E7 ONEs CLFTL- 125-J7 F TL1 L (ICYEF-)(ACYEF-)(TL1FF+) 125-A5 120-B1 Clear F-re (MCRST+) 125-L10 Clear Shift 125-L10 Clear AZZ 124-L5 Clear MAD Clear DOG ESDTS+ 125-L4 F TL1 S (1CYEF-)(ACYEF-)(TL1FF+) 125-A5 101116-D4- Enable add D-registe	egister to egister t counter ZZZ F-F D FF FF ler sum to er le execute FF
CLFTL- 125-J7 F TL1 L (ICYEF-)(ACYEF-)(TL1FF+) 125-A5 120-B1 Clear F-re (MCRST+) 125-L10 Clear AZZ 124-L5 Clear MAD Clear DOG 124-L7 Clear DOG 125-L4 F TL1 S (1CYEF-)(ACYEF-)(TL1FF+) 125-A5 101116-D4- Enable add D-register	egister t counter ZZZ F-F D FF FF ler sum to er le execute FF
ESDTS+ 125-L4 F TL1 S (1CYEF-)(ACYEF-)(TL1FF+) 125-A5 125-L10 Clear AZZ 124-L5 Clear MAD (MCSET+) 125-A5 101116-D4- Enable add D-registe	t counter CZZ F-F O FF FF ler sum to er le execute FF
ESDTS+ 125-L4 F TL1 S (1CYEF-)(ACYEF-)(TL1FF+) 125-A5 101116-D4- Enable add D-registe	FF ler sum to er le execute FF
(MCSET+) D8 D-registe	er le execute FF
CLSEX+ 134-K6 F TII I VIIIEE VICKER)	
Clear singl	
MMnnE- 153/160 (SWnnA+)(STRB1+) 153/160 101116-H8 Memory da M-registe	
CLPTR- 129-J10 F TL2 R (EDPTL+)(MCRST+) 129-H10 101116-H10 Clear P-re	egister
FDPTS+ 120-10 F TI2 C (FDPT+1) CCPT+1	register into
EMFTL+ 128-K3 F TLATE L (M07FF-)(MEMAC-)(FCYLF+ 127-G4 120-A2 Enable M(3 (TLATE+)(GEN0P-) 136-B4) Bank switch	3-6) into F(3-6) hing control
or (M07FF+)(MEMAC-)(FCYLF+) 128-J2 136-D3 ((TLATE+)(GEN0P-)	
EMFTL- 128-K3 F TLATE L See EMFTL+ 127-G4 127-L9 Generate E	MSLL+
EXSTL+ 128-K5 F TLATE L (F01CY+)(TLATE+)(M02FF+) 128-G6 101116-A5 Enable X-readder (GEN0P-)(MEMAC-) (M03FF+ or M04FF+ or M05FF- or M06FF+)	
EMSHL+ 127-L8 F TLATE L (M07FF-)(MEMAC-)(FCYLF+) 127-G4 101107-A8 Enable M(1-(TLATE+)(GENOP-)	-7) to adder
EMSLL+ 127-L9 F TLATE L (EMFTL-) 128-K3 108116-A8 Enable M(8-	-16) to adder
ENSHL+ 127-L7 F TLATE L (M07FF-)(MEMAC-)(FCYLF+) 127-G4 101107-A9 Enable M-(101-107-A9 Enable	1
EYSHL+ 128-K3 F TLATE L (FCYLF+)(TLATE+)(GENOP+) 128-J3 101107-A11 Enable Y-re to adder	egister (1-7)
CLDTR- 125-J5 F TL3 R (ANA0P-)(TL3FF+)(MCRST+) 125-A6 101116-E7 Clear D-reg	gister to
(ACYLF-)(TL3FF+)(MCRST+) 125-D5)	
ESDTS+ 125-L4 F TL3 S (10GRP-)(TL3FF+) 125-D6 101-116-D4- Enable adde: D-register	r sum to
CLYTR- 129-J3 F TL4 R (ACYLF-)(TL4FF+) 129-A1/ 101116-L11 Clear Y-reg	gister
EDYTS+ 129-L1 F TL4 S (ACYNX-)(MCSET+)(TL4FF+)	egister into
MEMCJ+ 126 JM F TL4 L (TL4 FF) SPMOOD) 150-C1 ENABLI	

(E-CYCF+) 126-FAT HILLAND

ACYF1+



STANDARD I-CYCLE

C 3688


Standard I-Cycle With Breaks

Instruction:

OP Code:


Type:

Description:



Execution Time (µsec):

	1					Execution	Time (μsec):	
Function	Origin	Сус	Tim	Clk	Boolean Expression	Origin	Destination	Operation Description
EMSHL+	127-L8			-	(1CYEF-)	127-L8	101107-A8	Enable M(1-7) to adder
EMSLL+	127-L10			-	(1CYEF-)	127-L9	108116-A9	Enable M(8-16) to adder
E1K17-	127-L4	I	TLATE	L	(TLATE-)	127-J6	116-D7/D8	Force carry to adder
	PROPERTY VALLEY				•		*	
CLRF5+	134-F6	I	TLI	L	[(SEXRQ-)V(1G063-)]A [(1AD61-)(BREAK+) (1CYEF+)(TL1FF+)]	134-C5/ E7	134-E4 120-C3	Reset PERM1 FF Clear F-register bit 5
SETF5-	134-H5	I	TLI	L	[(SEXRQ+)(1G063+)\/ (1AD61+)]\[(BREAK+) (1CYEF+)(TL1FF+)]	134-X5	120-C4	Set F-register bit 5
BR1CY-	134-C6	Ι	TLI	L	(BREAK+)(1CYEF+)(TL1FF+)	134-C6	120-B1-B8	Force F-register to JST0P- or 1RS0P- depending on F05
CLMTR-	128-K8	1	TLI	R	(MCRST+)(ACYEF-)(TL1FF+)	128-K8	101116-Н9	Clear M-register
EICTS-	125-J8	I	TLI	S	(BR1CY+)(MCSET+)(AZZZZ-)	125-H8	126-F5	Generate RPTT2+ (Don't
	PODD	THE REAL PROPERTY AND ADDRESS OF THE PERSON ADDRESS OF THE PERSON AND ADDRESS OF THE PERSON ADDRESS OF THE PERSON ADDRESS OF THE PERSON AND ADDRESS OF THE PERSON ADDRESS OF THE					126-D8 121-X8	care) Set WRINH FF Set shift counter to 77 ₈
	153/160				(SWnnA+)(STRBI+)	153/160	101116-Н8	Memory data set into M-register
EXSTL+	128-K5	I	TLATE	L	(1CYLF+)(F01CY+)(TLATE+) (M02FF+)(GEN0P-)(MEMAC-)	128-J5	101116-A6	Enable X-register to
CLDTR-	125-J5	I	TL3	R	(ACYLF-)(TL3FF+)(MCRST+)	125-D5	101116-F7	Clear D-register to ONEs
ESDTS+	125-L4	I	TL3	S	(TL3FF+)(10GRP-)(MCSET+)	125-D6	101116-D5- D9	Enable adder sum to D-register
MEMC1+	126-H11	I	TL4	L	(10GRP-)(SPM0D-)(TL4FF+)	126-F11	150-D1	Enable set RCYF1+
CLPTR-	129-J10	I	TL4	R	(0PGJS+)(E01NS+)(TL4FF+) (MCRST+)	129-D9	101116-H10	Clear P-register
	129-J3	I	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-D3/ H3	101116-L11	Clear Y-register*
EDPTS+	129-L9	I	TL4	S	(0PGJS+)(E01NS+)(TL4FF+) (MCSET+)	129-D9	101116-G11	Enable D-register into P-register
EDYTS+	129-L1	I	TL4	S	[(MCSET+)(TL4FF+) (ACYNX-)] \([(BRREQ-) \\ (DCYXX-)(E01NS-)]	129-H1/ H2	101116-G10	Enable D-register into Y-register*
ElYLS+	129-L6	part	ΓL4	S	(TL4FF+)(BRREQ+) \\ [(DCYXX-)(E01NS-)] - \\ (MCSET+)	125-D5/ H6	110116-K10	Enable 1YB(10-16) into Y(10-16)
	postaneous						-X-	
*Y-regist	l ter change	d exce	pt when [Ξ				



2 CYCLES OP CODE 06 Instruction: Add (ADD)

 OP Code:
 06
 Type:
 MR, 2 cycles


 Description:
 (A) + [EA] → A

 OVF → (C)

FT01110SAAAAAAAA 8 9 10 11 12 13 14 15 16

Execution Time (µsec): 1.92


	7		7		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		y	
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
CLMTR-	128-K8	А	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-Н9	Clear M-register
MMnnE-	153/160	THE STATE OF THE S			(SWnnA+)(STRB1+)	153/160	101116-H8	Memory data set into M-register
EASTL+	127-L1	A	TLATE	L	(ADD0P+)(ACYLF+) (TLATE+)	127-A1/ C1	101116-A5	Enable A-register to adder
EMSHL+	127-L8	A	TLATE	L	(ACYLF+)(TLATE+)(SUB0P-) (0PGAA+)	127-G8	101107-A8	Enable M-register (1-7) to adder
EMSLL+	127-L10	А	TLATE	L	(ACYLF+)(TLATE+)(SUB0P-) (0PGAA+)	127-G8	108116-A8	Enable M(8-16) to adder
CLDTR-	125-J5	A	TL3	R	(ANA0P-)(TL3FF+)	125-B6	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	A	TL3	S	(10GRP-)(TL3FF+)	125-D7	101116-D4- D8	Enable adder sum to D-register
CLATR-	122-H7	Α	TL4	R	(ACYLF+)(0PGAA+)(TL4FF+)	122-D3	101116 - H5	Clear A-register
EDAHS+	122-L1	А	TL4	S	(ACYLF+)(0PGAA+)(TL4FF+)	122-D3	101108-G7	Enable D-register to A(1-8)
EDALS+	122-L2	А	TL4	S	(ACYLF+)(0PGAA+)(TL4FF+)	122-D3	109116-G7	Enable D-register to A(9-16)
CBITF+	124-L2	A	TL4	L	(ADD0P+)(D00 = D01)	124-A4	124-L2	Set CBlTF
CBITF-	124-L1	Α	TL4	L	(ADD0P+)(D00≠ D01)	124-A5	124-L1	Reset CBITF
CLYTR-	129-J3	Α	TL4	R	(SCZRC+)(TL4FF+)(MCRST+)	129-A1	101116-G7	Clear Y-register
EPYTS+	129-L5	A	TL4	s	(PISEX-)(E0INS+)(0PGJS-)	129-D4/ H4	101116-K11	Enable P-register to Y-register
MEMC1+	126-J11	Α	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	А	TL4	S	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle
-								
						×		



3503


Instruction: Logical AND (ANA)


OP Code: 03 Type: MR, 2 cycles
Description: (A) \(\Lambda[EA] \rightarrow (A)\)



Execution Time (µsec): 1.92

	·		·			Execution	Time (µsec): 1	. 92
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
E1K17+	127-Ј6	Α	TLI	L	(TLATE-)	127-J6	116-D7/D9	Force carry-in to bit 16
CLMTR-	128-K8	Α	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-Н9	Clear M-register
CLDTR-	125-J5	A	TL1	R	(ACYEF+)(TL1FF+)(JST0P-) (1RS0P-)(1MA0P-)	125-D4	101116-E7	Clear D-register to ONEs
EASTL+	127-L1	A	TLl	L	(ACYEF+)(TLATE-)(CASOP-) (LSXOP-)(10GRP-)	127-G10	101116-A5	Enable A-register to adder
ESDTS+	125-L4	A	TLI	S	(ACYEF+)(TL1FF+)(JST0P-) (1RS0P-)(1MA0P-)	125-D4	101116-D4/ D6/D8	Enable adder to D-register
MMnnE-	153/160				(SWnnA+)(STRBl+)	153/160	101116-Н8	Memory data set into M-register
EMSHL+	127-L8	А	TLATE	L	(ACYLF+)(TLATE+)(SUB0P-) (0PGAA+)	127-G8	101107-A8	Enable M(1-7) to adder
EMSLL+	127-L10	A	TLATE	L	(ACYLF+)(TLATE+)(SUB0P-) (0PGAA+)	127-G8	108116-A8	Enable M(8-16) to adder
ESDTS+	125-L4	A	TL3	S	(TL3FF+)(10GRP-)(MCSET+)	125-D7/ H4	101116-D4- D8	Enable adder sum to D-register
CLATR-	122-H7	A	TL4	R	(ACYLF+)(TL4FF+)(0PGAA+) (1MA0P-)	122-D2	101116-Н5	Clear A-register
EDAHS+	122-L1	A	TL4	S	(ACYLF+)(TL4FF+)(0PGAA+) (1MA0P-)	122-D2	101108-G7	Enable D-register to A(1-8)
EDALS+	122-L2	Α.	TL4	s	(ACYLF+)(TL4FF+)(0PGAA+) (1MA0P-)	122-D2	109116 - G7	Enable D-register to A(9-16)
CLYTR-	129-J3	Α	TL4	R	(SCZR0-)	129-A1	101116 - G7	Clear Y-register
EPYTS+	129-L5	Α	TL4	s	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)	129-D4	101116-K11	Enable P-register to Y-register
MEMC1+	126-J11	Α	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	A	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle
							The state of the s	





2-12

Instruction: Compare (CAS)

OP Code: 11


Type:

Description: If: (A) > [EA] = No operation
(A) = [EA] = Skip next instruction
(A) < [EA] = Skip two instructions

F T 1 0 0 1 S A A A A A A A A A 8 9 10 11 12 13 14 15 16

Execution Time (µsec): 2.88

	<u> </u>		,					
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
CASAM-	126-L4				(CASOP+)/(A01FF-)(M01FF-) V(A01FF+)(M01FF+)]	126-L4	125-B11	M01 = A01
ACYEF+	119-F4	F	TL4	L	(TL4FF+)(E01NS-)(F01CY+) [(M01FF-) at 119-B5]	119-D5	119-H3	Set A-cycle
EICTS-	125-J8	F	TL4	s	(FCYLF+)(TL4FF+)(0PG3C+)	125-A7	121-A8	ONEs to shift counter
CLMTR-	128-K8	A	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-H9	Clear M-register
MMnnE-	153/160				(SWnnA+)(STRBl+)	153/160	101116-H8	Memory data set into M-register
EASTL+	127-L1	A	TLATE	L	(ACYLF+)(TLATE+)(CAS0P-)-	127-C1	101116-A5	Enable A-register to adder
ENSHL+	127-L7	A	TLATE	L	(ACYLF+)(TLATE+)(0PGNS+) (1RS0P-)	127-C11	101107-A9	Enable M-(1-7) to adder
ENSLL+	127-L5	A	TLATE	L	(ACYLF+)(TLATE+)(0PGNS+) (1RS0P-)	127-C11	108116-A9	Enable M-(8-16) to adder
E1K17-	127-L4	A	TLATE	L	(CASOP+)(ACYLF+)	127-E7/ J5	116-D7-D9	Force carry to adder SC ≠ 0
CLDTR-	125-J5	A	TL3	R	(ANA0P-)(TL3FF+)(MCRST+)	125-B6	101116-F7	ONEs to D-register
ESDTS+	125-L4	A	TL3	S	(TL3FF+)(10GRP-)(MCSET+)	125-D6	101116-D4- D8	Enable adder sum to D-register
CLYTR-	129-J3	A	TL4	R	(CASOP+)(TL4FF+)(MCRST+) (MCRST+)	129-A1/ D3	101116-L11	Clear Y-register
EDYTS+	129-L1	A	TL4	S	(BRREQ-)(E01NS-)(CAS0P+) (MCSET+)(TL4FF+)	129-B1/ D4/H1	101116-G10	Enable D-register to Y-register
DG0NE-	126-B9				(D01FF-) through (D16FF-)	126-B9	125-D11	D-register equals ZERO
SETAZ+	125-J9	А	TL4	L	(ACYLF+)(TL4FF+)(CAS0P+) Λ(DG0NE+)V(D01FF+)	125-D1IV 125-B11	125-L10	Set AZZZZ F-F
INCSC+	126-L3	Α	TL4	L	(ACYLF+)(TL4FF+)*	126-H4	121-A5	Increment shift counter
G16DJ-	116-A2	A	TLI	L	(TLATE-)(ACYEF+)(CASOP+) (Y01FF+)	116-A2	116-D7 117-B5	If (A) < [EA] force additional carry to adder
EPSLL+	128-H4	A	TLI	L	(CASOP+)(TLATE-)	128-D4	101116-A10	Enable P-register to
E1K17-	127-L4	Α	TLATE	L	(TLATE-)	127-J6	116-D7-D9	adder Force carry to adder
CLDTR-	125-D4	Α	TLI	R	(ACYEF+)(TL1FF+)(JST0P-) (1RS0P-)(1MA0P-)(MCRST+)	125-D4	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	A	TL1	S	(ACYEF+)(TL1FF+)(JST0P-) (1RS0P-)(1MA0P-)(MCSET+)	125-L4	101116-D4- D8	Enable adder sum to D-register
CLPTR-	129-J10	Α	TL2	R	(ACYEF+)(TL2FF+)(CAS0P+) (AZZZZ+)(MCRST+)	129-D10	101116-Н10	Clear P-register
EDPTS+	129-L9	Α	TL2	s	(ACYEF+)(TL2FF+)(CAS0P+) (AZZZZ+)(MCSET+)	129-D10	101116-G11	Enable D-register to P-register
CLYTR-	129-J3	Α	TL4	R	(CAS0P+)(TL4FF+)(MCRST+)	129-A1/ D1	101116-L11	Clear Y-register
EPYTS+	129-L4	A	TL4	S	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)	129-D4	101116-K11	Enable P-register to Y-register
MEMC I+	126-Ј11	A	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	A	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle
*(SC) = 1	from pre	vious	F-cycle)					



ERA 2 CYCLE OP CODE 05

Instruction: Exclusive OR (ERA)


OP Code: 05 Type: MR, 2 cycle

 $\underline{\text{Description}}\colon \ (A) \forall [EA] \rightarrow (A)$




Execution Time (µsec): 1.92

Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
CLMTR-	128-K8	A	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-Н9	Clear M-register
MMnnE-	153/160		- Andrews		(SWnnA+)(STRB1+)	153/160	101116-H8	Memory data set into M-register
EASTL4	127-L1	A	TLATE	L	(ERA0P+)(TLATE+) (ACYLF+)	127-B1	101116-A5	Enable A-register to adder
JAMKN-	127-J3	Α	TLATE	L	(ACYEF+)(ERA0P+)	127-C3	101117-C8	Jam carry network
EMSHL+	127-L8	А	TLATE	L	(ACYLF+)(TLATE+)(SUBOP-) (OPGAA+)	127-G8	101107-A8	Enable M(1-7) to adder
EMSLL+	127-L10	A	TLATE	L	(ACYLF+)(TLATE+)(SUB0P-) (0PGAA+)	127-G8	108116-A8	Enable M(8-16) to adder
CLDTR-	125-J5	A	TL3	R	(ANA0P-)(TL3FF+)(MCRST+)	125-A6	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	.A	TL3	S	(TL3FF+)(10GRP-)(MCSET+)	125-D6	101116-D4- D8	Enable adder sum to D-register
CLATR-	122-H7	Α	TL4	R	(ACYLF+)(TL4FF+)(0PGAA+) (1MA0P-)	122-D2	101116-H5	Clear A-register
EDAHS+	122-L1	А	TL4	S	(ACYLF+)(TL4FF+)(0PGAA+) (1MA0P-)	122-D2	101108- G 7	Enable D-register to A-register (1-8)
EDALS+	122-L2	A	TL4	S	(ACYLF+)(TL4FF+)(0PGAA+) (1MA0P-)	122-D2	109116-G7	Enable D-register to A(9-16)
CLYTR-	129-J3	Α	TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-A1	101116-G7	Clear Y-register
EPYTS+	129-L5	Α	TL4	S	(PISEX-)(E01NS+)(TL4FF+) (0PGJS-)	129-D4	101116-K11	Enable P-register to Y-register
MEMC1+	126-J11	А	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	A	TL4	S	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle
	E	-	5				*	*
							*	
	- 1 EX		-		*			




Instruction: Interchange memory and A (IMA) OP Code: 13 Type: MR, 3 cycle

 $\underline{\text{Description}} \colon (EA) \not \supseteq (A)$



Execution Time (µsec): 2.88

	T			·			Time (µsec): 2	
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
ACYEF+	119-F4	F	TL4	L	(TL4FF+)(E01NS-)(F01CY+) [(M01FF-)@119-B5]	119-D5	119-H3	Set A-cycle at next TLl
EICTS-	125-J8	F	TL4	S	(FCYLF+)(TL4FF+)(0PG3C+)*	125-A7	121-A8	Jam shift counter to ONEs
CLMTR-	128-K8	Α	TLI	R	(MCRST+)(H0LDM-)(TL1FF+	128-K8	101116-Н9	Reset M-register
MMnnE-	153/160		to distribute commercial property	A CONTRACTOR OF THE CONTRACTOR	(SWnnA+)(STRBI+)	153/160	101116-Н8	Memory data set into M-register
EMSHL+ EMSLL+	127-L8 127-L10	A A	TLATE TLATE		(ACYLF+)(TLATE+)(SUB0P- (0PGAA+)	127-G8 127-G8	101108-A8 109116-A8	Enable M(1-8) to adder Enable M(9-16) to adder
CLDTR-	125-J5	А	TL3	R	(ANAOP-)(TL3FF+)	125-A6	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	А	TL3	S	(TL3FF+)(10GRP-)	125-D6	101116- D4/D6/D8	Enable adder sum to D-register
MEMC1+	126-J11	A	TL4	L	(MEMCI-)	126-G11	150-C1	Enable set RCYF1+
INCSC+	126-L3	A	TL4	L	(ACYLF+)(TL4FF+)	126-H4	121-A5	Enable step shift counter
RCYF1+	150-D1	A	TL4	S	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	xxxx	Start memory cycle
[A1A24-D]	121-B5	A	TL4	S	(INCSC+)(SCZR0-)(MCSET+)	121-A5	121-X6	Step shift counter to ZERO
RRCXX-	126-L6	A* As*	TL4 TL3	L- L	(ACYEF+)(0PGWR+)(WRINH-)	126-F6	150-D6	Block STRB1+ to enable memory write cycle
CLMTR-	128-K8	As	TLl	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-Н9	Reset M-register
EASTL+	127-L1	As	TLI	L	(ACYEF+)(TLATE-)(CASOP-) (LSXOP-)(10GRP-)	127-J1	101116-A5	Enable A-register to adder
ESMTS+	128-H10	As	TL1	s	(RRCXX-)(MAST0-)(0PGSM+) (TL1FF+)(MCSET+)	128-F10	101116-G9	Enable adder RnnPA+ output into M-register
CLATR-	122-J7	As	TL2	R	(CLATL+)(MCRST+)*	122-H7	101116-H5	Reset A-register
	122-L1 122-L2		TL2 TL2	S S	(E01NS+)(TL2FF+)(0PGAA+) (0PGSM+)	122-A4 122 - AH	101108-G7 -109116-G7	Enable D(1-8) into A(1-8) Enable D(9-16) into A(9-16)
1	129-J3	As	TL4	R	(TL4FF+)(ACYNX-)*	129-D3	101116-L11	Reset Y-register
	119-F10		TL4	L	(Set: (TL4FF+)(E01NS+))	119-D10	119 - H9	Enable set FCYLF+ at next TL1FF+
	129-L5		TL4	S	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)	129-D4	101116-J11	Enable P-register into Y-register
	126-Ј11		TL4	L	(MEMC1-)	126-G11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	As	TL4	S	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	XXXX	Start memory cycle
* 0PG3C+ * A/TL4/I * A/ = A-c	L - As/TL :ycle + SC +) = (E01N	3/L ≡ ; ≠ 0, is+)/T:		,				
* (ACYNX-	·) = ((ACY	'LF+)(LSX0P-) 	(CASOP	-)(SCZR0-))-@ 129-A1			




Instruction: Increment, Replace, and Skip (IRS) OP Code: 12


Type: MR, 3 cycles $\underline{\text{Description}} \colon [EA] + 1 \rightarrow [EA]$

		1		2												
F	Т	1	0	1	0	S	A	Α	Α	A	Α	Α	Α	A	Α	-
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	,

Execution Time (usec): 2 88

	Т			·		Execution	Time (µsec):	2.88
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
ACYEF+	119-F4	F	TL4	L	(TL4FF+)(E01NS-) (M01ML-)(FCYLF+)	119-C5	119-H3	Set A-cycle F-F at next
EICTS-	125-J8	F	TL4	S	(FCYLF+)(TL4FF+)(0PG3C+) (MCSET+)(AZZZZ-)	125-A7/ H9	121-A8	Jam shift counter to ONEs
CLMTR-	128-K8	A	TL1	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-H9	Clear M-register
MMnnE-	153/160				(SWnnA+)(STRB1+)	153/160	101116-H8	Memory data set into M-register
EMSHL+	127-L8	A	TL3	L	(ACYEF+)(IRSOP+)(SCZRO-)	127-E9	101107-A8	Enable M(1-7) to adder
EMSLL+	127-L10	A	TL3	L	(ACYEF+)(IRSOP+)(SCZRO-)	127-E9	108116-A8	Enable M(8-16) to adder
E1K17-	127-L4	A	TL3	L	(ACYEF+)(IRSOP+)(SCZRO-)	127-L4	116-D7-D9	Force carry to adder
CLDTR-	125-J5	A	TL3	R	(ANAOP-)(TL3FF+)	125-A6	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	·A	TL3	s	(TL3FF+)(10GRP-)(MCSET+)	125-D7/ H4	101116-D4- D8	Enable adder sum to D-register
MEMC1+	126-J11	A	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
INCSC+	126-L3	Α	TL4	L	(ACYLF+)(TL4FF+)	126-H4	121-A5	Increment shift counter
RCYF1+	150-D1	Α	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle
AlA24-D	121-B5	Α	TL4	S	(INCSC+)(SCZR0-)(MCSET+)	121-A5	121-X6	Step shift counter to ZERO
RRCXX-	126-L6	Α	TL4	L	(ACYEF+)(0PGWR+)(WRINH-)	126-F6	150-D6	Block STRBl+ to enable memory write cycle
DG0NE+	126-D9	Α	TL4	L	(D01FF-)through (D16FF-)	126-A9	125-D11	D-register 1-16 equals ZERO
SETAZ+	125-J10	Α	TL4	L	(0PGNS+)(ACYLF+)(DG0NE+)	125-D11	125-J10	Set AZZZZ+ F-F
CLMTR-	128-K8	Α	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-H9	Clear M-register
EDMTS+	128-H11	А	TL1	s	(RRCXX-)(0PGSM-)(TL1FF+)	128-F11	101116-G8	Enable D-register to M-register
E1K17-	127-L4	Α	TL3	L	(ACYEF+)(IRSCP+)(AZZZZ+)	127-E5	116-D7-D9	Force carry to adder
EPSLL+	128-H4	A	TL3	L	(E01NS+)(1RS0P+)	128-F4	101116-A10	Enable P-register to adder
CLDTR-	125-J5	Α	TL3	R	(ANAOP-)(TL3FF+)(MCRST+)	125-A6	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	A	TL3	s	(TL3FF+)(10GRP-)(MCSET+)	125-D6	101116-D4- D8	Enable adder sum to D-register
CLPTR-	129-H10	A	TL4	R	(0PGJS+)(E0INS+)(TL4FF+)	129-D9	101116-H10	Clear P-register
EDPTS+	129-L9	A	TL4	s	(0PGJS+)(E01NS+)(TL4FF+)	129-D9	101116-G11	Enable D-register into
CLYTR-	129-J3	Α	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-D3	101116-L11	Clear Y-register
EDYTS+	129-L1	A	TL4	s	(MCSET+)(TL4FF+)(SCZR0-) (E01NS-)(0PGJS-)	129-H1 H2	101116-G10	Enable D-register into Y-register
MEMC1+	126-J11	A	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	A	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle
					(¥)			
				l			**************************************	






2-20

Instruction: Unconditional Jump (JMP)


OP Code: 01 Type: MR, 1 cycle

Description: EA → (P)




Execution Time (usec): 0.96

		ga				Execution	Time (µsec):). 96
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-J5	116-D7-D9	Force carry to adder
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-H9	Clear M-register
CLDTR-	125-J5	F	TLl	R	(1CYEF-)(ACYEF-)(TL1FF+) (MCRST+)	125-A5	101116-E7	Clear D-register to ONEs
CLFTL-	125-J7	F	TLl	R	(1CYEF-)(ACYEF-)(TL1FF+) (MCRST+)	125-A5	120-B1 121-A5 125-L10	Clear F-register Clear shift counter Clear AZZZZ F-F
ESDTS+	125-L4	F	TLI	S	(1CYEF-)(ACYEF-)(TL1FF+) (MCSET+)	125-A5	101116-D4- D8	Enable adder sum to D-register
MMnnE-	153/160			*	(SWnnA+)(STRB1+)	153/160	101116-H8	Memory data set into M-register
CLPTR-	129-J10	F	TLZ	R	(EDPTL+)(MCRST+)*	129-H10	101116-H10	Clear P-register
EDPTS+	129-L9	F	TLZ	S	(EDPTL+)(MCSET+)	129 - H9	101116-G11	Enable D-register into P-register
EMFTL+	128-K3	F	TLATE	L	[(M07FF+) V(M07FF-)]\ [(FCYLF+)(TLATE+)(GEN0P-) (MEMAC-)]	127-G4	120-A2	Enable M(3-6) into F(3-6)
EMFTL-	128-K3	F	TLATE	L	See EMFTL+ (M07FF+)	127-G4	127-L9	Generate EMSHL+ and ENSHL+
EXSTL+	128-K5	F	TLATE	L	(F01CY+)(MEMAC-)(M03FF-) (GEN0P-)(MEMAC-)(M03FF+	128-H6)	101116-A5	Enable X-register to adder
EMSHL+	127-L8	F	TLATE	L	(FCYS0-)	127-G4	101107-A8	Enable M(1-7) to adder
ENSHL+	127-L7	F	TLATE	L	(FCYS0-)	127-G4	101107-A9	Enable M-(1-7) to adder
EMSLL+	127-L9	F	TLATE	L	(FCYS0-)	127-G4	108116-A8	Enable M(8-16) to adder
EYSHL+	128-K3	F	TLATE	L	(FCYLF+)(TLATE+)(GEN0P-) (MEMAC-)(M07FF+)	128-J3	101107-A1.	Enable Y(1-7) to adder
CLDTR-	125-J5	F	TL3	R	(ACYLF-)(TL3FF+)(MCRST+)	125-D5	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	F	TL3	S	(10GRP-)(TL3FF+)(MCSET+)	125-D6	101116-D4- D8	Enable adder sum to D-register
CLYTR-	129-Ј3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-A1/ D3	101116-L11	Clear Y-register
CLPTR-	129-J10	F	TL4	R	(0PGJS+)(E01NS+)(TL4FF+) (MCRST+)	129-D9/ H10	101116-H10	Clear P-register
EDPTS+	129-L9	F	TL4	s	(0PGJS+)(E01NS+)(TL4FF+) (MCSET+)	129-D9/ H9	101116-H11	Enable D-register into P-register
EDYTS+	129-L1	F	TL4	s	(ACYNX-)(MCSET+)(TL4FF+) (BREQ-)(0PGJS-)	129-H1	101116-G10	Enable D-register into Y-register
MEMC1+	126-J11	F	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	F	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle
	1	1						
*See gat	e AlA44-	rat la	49-D7 for	EDPT	L+			
								*




NOTE: FLAG AND TAG BITS ARE PRESERVED BY H02DJ+, 136-F6 FOR EXTENDED ADDRESSING

Instruction: Jump and Store Location (JST)



	[]	+1->	\ - /			Execution	Time (µsec):	2.88
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
ACYEF+	119-F4	F	TL4	L	(TL4FF+)(E01NS-)(F01CY+) [(M01FF-) at 119-B5]	119-D5	119-Н3	Set A-cycle at next TL1
EICTS-	125-J8	F	TL4	s	(FCYLF+)(TL4FF+)(0PG3C+)	125-A7	121-A8	ONEs to shift counter
CLMTR-	128-K8	A	TL1	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-Н9	Clear M-register
MMnnE-	153/160			*	(SWnnA+)(STRBl+)	153/160	101116-H8	Memory data set into M-register
CLDTR-	125-J5	А	TL3	R	(ANA0P-)(TL3FF+)(MCRST+)	125-A6	101116-E7	Clear D-register to ONEs SC ≠ 0
EPSLL+	128-H4	A	TL3	L	(ACYEF+)(JST0P+)(SCZR0-)	128-F5	101116-A10	
ESDTS+	125-L4	A	TL3	S	(TL3FF+)(10GRP-)(MCSET+)	125-D6	101116-D4- D8	Enable adder sum to D-register
MEMC1+	126-J11	A	TL4	L	(MEMCI-)	126-G11	150-C1	Enable set RCYF1+
INCSC+	126-L3	А	TL4	L	(ACYLF+)(TL4FF+)	126-H4	121-A5	Enable step shift counter
AlA24-D	121-B5	A	TL4	S	(INCSC+)(SCZR0-)(MCSET+)	121-A5	121-A5	Shift counter to ZEROs
RCYF1+	150-D1	A	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2		Start memory cycle
RRCXX-	126-L6	А	TL4	L	(ACYEF+)(0PGWR+)(WR1NH-)	126-F6	150-D6	Block STRB1+ and enable MWC*
	(S	ee lNO	CSC- for	WRINE	I- and JSTOP- for OPGWR+ at	126-D7 an	d 126-D6, respe	ectively)
CLMTR-	128-K8	A	TLI	R	(See CLMTR- above)	A 18		
EDMTS+	128-H11	Α	TLI	S	(RRCXX-)(0PGSM-)(MAST0-) (TL1FF+)(MCSET+)	128-F11	101116-G8	Enable D-register into M-register
EYSHL+	128-K3	A	TL3	L	(ACYEF+)(JST0P+)(SCZR0+)	128-H2	101107-A11	Y(1-7) to adder
EYSLL+	128-K2	Α	TL3	L	(ACYEF+)(JST0P+)(SCZR0+)	128-H2	108116-A11	Y(8-16) to adder
EIK17-	127-L4	A	TL3	L	(EYSLL-)	127-J5	116-D7	Force carry to adder
CLDTR-	125-J5	A	TL3	R	(ANAOP-)(TL3FF+)(MCRST+)	125-A6	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	А	TL3	S	(TL3FF+)(10GRP-)(MCSET+)	125-D6	101116-D4- D8	Enable adder sum to D-register
CLYTR-	129-J3	A	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-A1/ D3	101116-L11	Clear Y-register SC = 0
CLPTR-	129-J10	A	TL4	R	(0PGJS+)(E01NS+)(TL4FF+) (MCRST+)	129-D7/ H10	101116-H10	Clear P-register
EDPTS+	129-L9	A	TL4	S	(0PGJS+)(E01NS+)(TL4FF+) (MCSET+)	129-D7/ H9	101116-H11	Enable D-register into P-register
EDYTS+	129-L1	A	TL4	s	(ACYNX-)(MCSET+)(TL4FF+) (BRREQ-)(0PGJS-)	129-H1	101116-G10	Enable D-register into Y-register
MEMC1+	126-J11	А	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ All	150-C1	Enable set RCYF1+
RCYF1+	150-D1	A	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle
* M	WC = Men	nory w	rite cycl	.e				
								. [



Instruction: Load A (LDA)


OP Code: 02 Type: MR, 2 cycle

Description: $(EA) \rightarrow (A)$

F	Т	0	0	1	, 0	S	Α	Α	Α	Ą	A	Α	A	Α	Α
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

Execution Time (µsec): 1.92

Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation Description
ACYEF+	119-F4	F	TL4	L	(TL4FF+)(E01NS-)(F01CY+) [(M01FF-) @119-B5]	119-D5	119-H3	Set A-cycle at next TLl
CLDTR-	125-J6	A	TLI	R	(ACYEF+)(TL1FF+)(JST0P-) (1RS0P-)(1MA0P-)	125-D4	101116-E7	Clear D-register to ONEs
CLMTR-	128-K8	Α	TL1	R	(MCRST+)(H0LDM+)(TL1FF+)	128-K8	101116-H9	Reset M-register
MMnnE-	153/160		Out Charles		(SWnnA+)(STRB1+)	153/160	101116-H8	Memory data set into M-register
EMSHL+ EMSLL+	127-L8 127-L10	A A	TLATE TLATE		[(ACYLF+)(TLATE+)] (SUB0P-)(0PGAA+)]	127-G8 127-G8	101108-A8 109116-A8	Enable M(1-7) to adder Enable M(8-16) to adder
ESDTS+	125-L4	A	TL3	s	(TL3FF+)(10GRP-)	125-D6	101116- D4/D6/D8	Enable adder sum to D-register
CLATR-	122-J7	Α	TL4	R	(CLATL+)(MCRST+)*	122-H7	101116-H5	Reset A-register
CLYTR-	129-J3	A	TL4	R	(TL4FF+)(ACYNX-)**	129-D3	101116-L11	Reset Y-register
EDAHS+ EDALS+	122-L1 122-L2	A A	TL4 TL4	S S	(ACYLF+)(TL4FF+) (0PGAA+)(1MA0P-)	122-D3 122-D3	101108-G7 109116-G7	Enable D(1-8) into A(1-8) Enable D(9-16) into A(9-16
EPYTS+	129-L5	Α	TL4	S	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)	129-D4	101116-J11	Enable P-register into Y-register
FCYEF+	119-F10	A	TL4	L	[Set: (TL4FF+)(E01NS+) (DMCRQ-)(P1SEX-)]	119-D10	119-H10	Enable set FCYLF+ at next TL1FF+
MEMC1+	126-J11	A	TL4	L	(MEMC1-)	126-G11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	A	TL4	s	(MCSET+)(MEMC1+) (RCYF1-)	150-C2	xxxx	Start memory cycle
					+)(0PGAA+)(1MA0P-) @ 122-D3 -) (CAS0P-)(SCZR0-))- @ 129-			
						-		




2-26


Instruction: Load Index Register (LDX)

OP Code: 15 Type: MR, 3 cycle

Description: $(EA) \rightarrow X$ $X \rightarrow (0)$ Note: Bit 2 of 1W must be set



parameter	~		-	·		Execution	Time (µsec): 2	2.88
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
ACYEF+	119-F4	F	TL4	L	(TL4FF+)(E01NS-)(F01CY+) [(M01FF-)@119-B5]	119-D4	119-Н3	Set A-cycle at next TLl
E1CTS-	125-J8	F	TL4	S	(FCYLF+)(TL4FF+)(0PG3C+)*	125-A7	121-A8	Jam shift counter to ONEs
CLMTR-	128-K8	A	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-Н9	Reset M-register
MMnnE-	153/160				(SWnnA+)(STRB1+)	153/160	101116-Н8	Memory data set into M-register
CLXTR-	128-F8	A	TL3	R	(ACYLF+)(TL3FF+)(LSX0P+)	128-B9	101116-L8	Clear X-register to ONEs
EMXTS+	128-H7	A	TL3	S	(ACYLF+)(TL3FF+)(LSX0P+)	128-B9	101116-Ј9	Enable M-register into X-register
INCSC-	126-J3	A	TL4	L	(ACYLF+)(TL4FF+)	126-H4	126-D7	Reset WRINH+ F-F
INCSC+	126-L3	А	TL4	L	(INCSC-)	126-J3	121-A5	Enable step shift counter from all ONEs to ZEROs
MEMC1+	126-Ј11	A	TL4	L	(MEMC1-)	126-G11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	A	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	xxxx	Start memory cycle
RRCXX-	126-L6	A	**	L	(ACYEF+)(0PGWR+)(WRINH-)	126-F6	150-D6	Block STRBI+ to enable memory write cycle
CLYTR-	129-J3	А	TL4	R	(ACYNX-)(TL4FF+)	129-D3	101116-L11	Reset Y-register (ad- dress location ZERO in memory)
EXSTL+	128-K5	А	TL1	L	(ACYEF+)(TLATE-)(LSX0P+)	128-H5	101116-A5	Enable X-register to adder
CLMTR-	128-K8	Α	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-H9	Reset M-register
CLDTR-	125-J5 ·	A	TL1	R	(ACYEF+)(TL1FF+)(JST0P-) (1RS0P-)(1MA0P-)	125-D4	101116-E7	Clear D-register to
ESDTS+	125-L4	A	TLI	S	(ACYEF+)(TL1FF+)(JST0P-) (1RS0P-)(1MA0P-)	125-D4	101116- D4/D6/D8	Enable adder sum into D-register
ESMTS+	128-H10		TLI	S	(RRCXX-)(MAST0-)(0PGSM+) (TL1FF+)(MCSET+)	128-F10	101116-G9	Enable adder RnnPA+ output into M-register
CLXTR-	128-F8		TL3	R	(ACYLF+)(TL3FF+)(LSX0P+)	128-B9	101116-L8	Clear X-register to ONEs
EMXTS+	128-H7		TL3	s	(ACYLF+)(TL3FF+)(LSX0P+)	128-B9	101116-J9	Enable M-register into X-register
CLYTR-	129-J3	- 1	TL4	R	(TL4FF+)(ACYNX-)***	129-D3	101116-L11	Reset Y-register
	119-F10		TL4	-	(Set: (TL4FF+)(E01NS+)	119-D10	119-Н9	Enable set FCYLF+ at next TL1FF+
	129-L5		TL4	s	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)	129-D4	101116-J11	Enable P-register into Y-register
1	126-J11	1	TL4	L	(MEMC1-)	126-G11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	A	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	XXXX	Start memory cycle
(DP0LX) @ 120-F -) = (LSX) 1NH Set a	0P+) (M	(02FF+) (0 124-H	11			
*** (ACYN	IX-) = ((A	CYLF+)(LSX0P-)(CAS01	P-)(SCZR0-}) - @ 129-A1			,



Instruction: Store A (STA)


OP Code: 04 Type: MR, 2-cycle

 $\underline{\text{Description}}\colon \ (A) \to (EA)$

8 9 10 11 12 13 14 15 16

Execution Time (µsec): 1.92

	T	T	T			Daecution	lime (μsec): 1	. 92
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
ACYEF+	119-F4	F	TL4	L	(TL4FF+)(E01NS-)(F01CY+) [(M01FF-)@119-B5]	119-D5	119-H3	Set A-cycle at next TL1
RRCXX-	126-L6		TL4 thru TL3	L L	(ACYEF+)(0PGWR+)(WRINH-)	126-F6	150-D6	Block STRB1+ to enable memory write cycle
CLMTR-	128-K8	Α	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-H9	Reset M-register
EASTL+	127-L1	Α	TL1	L	(ACYEF+)(TLATE-)(CASOP-) (LSXOP-)(10GRP-)	127-J1	101116-A5	Enable A-register to
ESMTS+	128-H10	A	TLI	S	(RRCXX-)(MAST0-)(0PGSM+) (TL1FF+)(MCSET+)	128-F10	101116-G9	Enable adder RnnPA+ output into M-register
		A A	TL2 TL3	L L	,			10g15001
CLYTR-	129-J3	Α	TL4	R	(TL4FF+)(ACYNX-)*	129-D3	101116-L11	Reset Y-register
EPYTS+	129-L5	Α	TL4	S	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)	129-D4	101116-J11	Enable P-register into Y-register
FCYEF+	119-F10	Α	TL4	L	(Set: (TL4FF+)(E01NS+))	119-D10	119-H10	Enable set FCYLF+ at next TL1FF+
MEMC1+	126-J11	A	TL4	L	(MEMC1-)	126-G11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	A	TL4	S	(MCSET+)(MEMC1+) (RCYF1-)	150-C2	XXXX	Start memory cycle
						-		*
				- 1	*			
		ļ			€ .			*
		İ						
				The state of the s	A 5 -			
	14	Machine		A COLUMN TO THE PERSON TO THE		,	÷	÷
*(ACYNX-) = ((ACY)	LF+)(L	SX0P-)((' -CASOP)(SCZR0-))- @ 129-A1			



Instruction: Store Index Register (STX)


OP Code: 15 Type: MR, 2-cycle

Description: (X) → (EA) Note: Bit 2 of 1W must be reset

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Execution Time (µsec): 1.92

		,				Execution	ime (μsec): i	. 76
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
ACYEF+	119-F4	F	TL4	L	(TL4FF+)(E01NS-)(F01CY) [(M01FF-)@119-B5]	119-D5	119-H3	Set A-cycle at next TLl
RRCXX-	126-L6	F A	TL4 TL3	L- L	(ACYEF+)(0PGWR+)(WRINH-)	126-F6	150-D6	Block STRBl+ to enable memory write cycle
EXSTL+	128-K5	A	TLI	L	(ACYEF+)(TLATE-)(LSX0P+)	128-H5	101116-A5	Enable X-register to adder
CLMTR-	128-K8	A	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	121-K8	101116-H9	Reset M-register
ESMTS+	128-H10	A	TLI	s	(RRCXX-)(MAST0-)(0PGSM+) (TL1FF+)(MCSET+)	128-F10	101116-G9	Enable adder RnnPA+ output into M-register
CLXTR-	128-F8	A	TL3	R	(ACYLF+)(TL3FF+)(LSX0P+)	128-B8	101116-L8	Clear X-register to ONEs
EMXTS+	128-H7	A	TL3	s	(ACYLF+)(TL3FF+)(LSX0P+)	128-B8	101116-Ј9	Enable M-register into X-register
CLYTR-	129-J3	A	TL4	R	(TL4FF+)(ACYNX-)*	129-D3	101116-L11	Reset Y-register
FCYEF+	119-F10	A	TL4	. L	(Set: (TL4FF+)(E01NS+))	119-D10	119-H9	Enable set FCYLF+ at next TL1FF+
EPYTS+	129-L5	A	TL4	S	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)	129-D4	101116-J11	Enable P-register into Y-register
MEMC1+	126-J11	A	TL4	L	(MEMC1-)	126-G11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	A	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	XXXX	Start memory cycle
					Ŷ.			
->-					*			÷
				-				
				A PARTIE DATE				
*(ACYNX	(AC)	YLF+)	(LSX0P-	(CASOF	P-)(SCZR0-))- @ 129-A1			Ψ. L.



SUB 2 CYCLES OP CODE 07

Instruction: Subtract (SUB)

OP Code: 07

Description: (A) - (EA) - (A)


OVF - (C)

Type: MR, 2 cycles




Execution Time (µsec): 1.92

Maria Ma	T	r	·				· · · · ·	
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
CLMTR-	128-K8	A	TL1	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-Н9	Clear M-register
MMnnE-	153/160		2		(SWnnA+)(STRBl+)	153/160	101116-Н8	Memory data set into M-register
EASTL+	127-L1	А	TLATE	L	[(SUBOP-)]-(ACYLF+) (TLATE+)	127-A1/ C1	101116-A5	Enable A-register to adder
ENSHL+	127-L7	A	TLATE	L	(ACYLF+)(0PGNS+)(1RS0P-)	127-C11	101107-A9	Enable M-(1-7) to adder
ENSLL+	127-L5	A	TLATE	L	(ACYLF+)(0PGNS+)(1RS0P-)	127-C11	108116-A9	Enable M-(8-16) to adder
E1K17-	127-L4	A	TLATE	L	(See gate AlB55-E)	127-J6	116-D7-D9	Force carry to adder
CLDTR-	125-J5	A	TL3	R	(ANAOP-)(TL3FF+)(MCRST+)	125-A6	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	A	TL3	s	(TL3FF+)(10GRP-)(MCSET+)	125-D6	101116-D4- D8	Enable adder sum to D-register
CLATR-	122-H7	A	TL4	R	(ACYLF+)(0PGAA+)(TL4FF+)	122-D3	101116-H5	Clear A-register
EDAHS+	122-L1	A	TL4	s	(ACYLF+)(0PGAA+)(TL4FF+)	122-D3	101108-G7	Enable D-register to A(1-8)
EDALS+	122-L2	A	TL4	s	(ACYLF+)(0PGAA+)(TL4FF+)	122-D3	109116-G7	Enable D-register to A (9-16)
CBITF+	124-L2	A	TL4	s	(SUB0P+)(TL4FF+)(D00 = D01) (MCSET+)	124-A4	124-L2	Set CBITF
CBITF-	124-L1	A	TL4	R	(SUB0P+)(D1V0P-)(TL4FF+) (MCRST+)	124-A1	124-L1	Reset CB1TF
CLYTR-	129-J3	A	TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-A1	101116-G7	Clear Y-register
EPYTS+	129-L5	A	TL4	s	(P1SEX-)(E01NS+)(0PGJS-)	129-D4/ H4	101116-K11	Enable P-register to Y-register
MEMC1+	126-J11	A	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11 H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	A	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle




Instruction: Add C to A (ACA)



Execution Time (µsec): 0.96

		·	The graduate and make the second or the seco	9.000		Execution	Time (µsec): (0. 96
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-J5	116-D7/D9	Force carry to adder
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116 - H9	Clear M-register
CLDTR-	125-J5	F	TL1	R	(1CYEF-)(ACYEF-)(TL1FF+) 125-A5 101116-E7		101116-E7	Clear D-register to ONEs
CLFTL-	125-J7	F	TLI	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L12	Clear F-register Clear shift counter Clear AZZZZ F-F
ESDTS+	125-L4	F	TL1	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register
CLPTR-	129-J10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCRST+)	129-D7/ H9	101116-H10	Clear P-register
E1K17-	127-L4	F	TLATE	ĭ	(CB1TF+)(GEN0P+)(M01FF+) (M15FF+)	127-C10/ E4/J6	116-D7 117-B1	Force carry to adder
MMnnE-	153/160				(SWnnA-)(STRB1+)	153/160	101116-Н8	Memory data set into M-register
EDPTS+	129-L9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCSET+)	129-H9	101116-D4- D8	Enable adder sum to D-register
EASTL+	127-L1	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-G11	101116-A5	Enable A-register to adder
EMSHL+	127-L8	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	101107-A8	Enable M(1-7) to adder
ENSHL+	127-L7	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-G11	101107-A9	Enable M-(1-7) to adder
EMSLL+	127-L10	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-G11	108116-A8	Enable M(8-16) to adder
ENSLL+	127-L5	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-G11	108116-A9	Enable M-(8-16) to adder
CLDTR-	125-J5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-D6	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	F	TL3	S	(TL3FF+)(10GRP-)(MCSET+)	125-D6	101116-D4- D8	Enable adder sum to D-register
CLATR-	122-H7	F	TL4	R	(M15FF+)(GEN0A+)(TL4FF+)	122-A3	101116-H5	Clear A-register
EDAHS+	122-L1	F	TL4	S	(M15FF+)(GEN0A+)(TL4FF+)	122-A3	101108-G7	Enable D-register to A(1-8)
EDALS+	122-L2	F	TL4	S	(M15FF+)(GEN0A+)(TL4FF+)	122-A3	109116 - G7	Enable D-register to A(9-16)
CBITF-	124-L1	F	TL4	R	(TL4FF+)(D1V0P-)(GEN0A+) (M09FF+)(M11FF-)(MCRST+)	124-B1	124-L1	Clear CBlTF at TL4 with reset clock
CB1TF+	124-L2	F	TL4	S	(D00 ≠ D01)(TL4FF+) (GEN0A+)(M09FF+)(M11FF-) (MCSET+)	124-B2/ C2	124- <u>L</u> 2	Set CBlTFF when D00 ≠ D01
CLYTR-	129-J3	F	TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-D2	101116-G7	Clear Y-register
EPYTS+	129-L5	F	TL4	S	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)	129-D4		Enable P-register to Y-register
MEMC1+	126-J11	F	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	F	TL4	S	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle
The state of the s								·




NOTE: MISSING SIGNALS CAN BE FOUND IN AOA ANALYSIS

Instruction: Add ONE to A (AOA)


OP Code: 141206 Type: G, 1 cycle

<u>Description</u>: (A) + 1 → (A) OVF → (C)



Execution Time (µsec): 0.96


Execution Time (μsec): 0.96										
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description		
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder		
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-J5	116-D7/D9	Force carry to adder		
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-Н9	Clear M-register		
CLDTR-	125-J5	F	TL1	R	(1CYEF-)(ACYEF-)(TL1FF+) 125-A5 101116-E7		Clear D-register to ONEs			
CLFTL-	125-J7	F	TLI	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L12	Clear F-register Clear shift counter Clear AZZZZ F-F		
ESDTS+	125-L4	F	TLI	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register		
MMnnE-	153/160				(SWnnA-)(STRB1+)	153/160	101116-Н8	Memory data set into M-register		
CLPTR-	129-J10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCRST+)	129-D7/ H9	101116-Н10	Clear P-register		
EDPTS+	129-L9	F	TL2	s	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCSET+)	129-H9	101116-G11	Enable D-register to P-register		
EASTL+	127-L1	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-G11	101116-A5	Enable A-register to adder		
EMSHL+	127-L8	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	101107-A8	Enable M(1-7) to adder		
ENSHL+	127-L7	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	101107-A9	Enable M-(1-7) to adder		
EMSLL+	127-L10	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	108116-A8	Enable M(8-16) to adder		
ENSLL+	127-L5	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	108116-A9	Enable M-(8-16) to adder		
E1K17-	127-L4	F	TLATE	L	(M13FF-)(GEN0P+)(M01FF+)	127-C10/ E4/J6	116-D7 117-B1	Force carry to adder		
CLDTR-	125-J5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-D6	101116-E7	Clear D-register to ONEs		
ESDTS+ CLATR-	125-L4 122-F7	F F	TL3	s	(TL3FF+)(10GRP-)(MCSET+)	125-D6	101116-D4- D8	Enable adder sum to D-register		
EDAHS+	122-F/		TL4	R	(M15FF+)(GEN0A+)(TL4FF+)	122-A3	101116-H5	Clear A-Register		
EDALS+	122-L1		TL4	S	(M15FF+)/GEN0A+)(TL4FF+)	122-A3	101108-G7	Enable D-register to A(1-8)		
CBITF-	124-L1	Name of the last o	TL4	S	(M15FF+)(GEN0A+)(TL4FF+)	122-A3	109116-G7	Enable D-register to A(9-16)		
		P	TL4	R	(TL4FF+)(D1V0P-)(GEN0A+)- (M09FF+)(M11FF-) (MCRST+)	124-A2	124-L1	Clear C-bit with reset clock		
CBITF+	124-L2	F	TL4	s	(D00 ≠ D01)(GEN0A+) (M09FF+)(M11FF-)(TL4FF+) (MCSET+)	124-B2/ C2	132-C7	Set C-bit when D00 ≠ D01		
CLYTR-	129-J3	F	TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-D2	101116-G7	Clear V manistan		
	129-L5	F	TL4	s	(PISEX-)(E01MS+)(TL4FF+) (OPGJS-)(MCSET+)	129-D4	101116-K11	Clear Y-register Enable P-register to Y-register		
	126-J11	F	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+		
RCYF1+	150-D1	F	TL4	S	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle		




2-38

Instruction: Clear Left Half (CAL)

OP Code: 141050 Type: G, 1 cycle Description: $0 \rightarrow (A)_{1-8}$



	т	T	-	т	Execution Time (µsec): 0.96								
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description					
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder					
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-J5	116-D7-D9	Force carry to adder					
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-Н9	Clear M-register					
CLDTR-	125-J5	F	TLI	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs					
CLFTL-	125-J7	F	TL1	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L10	Clear F-register Clear shift counter Clear AZZZZ F-F					
ESDTS+	125-L4	F	TL1	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register					
MMnnE-	153/160	Sac.			(SWnnA+)(STRBI+)	153/160	101116-Н8	Memory data set into M-register					
CLPTR-	129-J10	F	TL2	R	(EDPTL+)(MCRST+)*	129-H10	101116-H10	Clear P-register					
EDPTS-	129-L9	F	TL2	S	(EDPTL+)(MCSET+)	129-H9	101116-G11	Enable D-register into P-register					
EASTL	127-L1	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+	129-G11	101116-A5	Enable A-register to adder					
EMSHL+	127-L8	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	101108A8	Enable M(1-7) to adder					
ENSHL+	127-L7	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	101108-A9	Enable M-(1-7) to adder					
EMSLL+	127-L10	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	109116-A8	Enable (M(8-16) to adder					
ENSLL+	127-L5	1	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	109116-A9	Enable M-(8-16) to adder					
JAMKN-	127-J3	F	TLATE	L	(GEN0P+)(M01FF+)(M02FF+)	127-C2	101116-D6	Force carry network to ZERO					
CLDTR-	127-J5	F	TL3	R	(TL3FF+)(ACYLF-)	125-D6	101116-E7	Clear D-register to ONEs					
ESDTS+	125-L4	F	TL3	S	(TL3FF+)(10GRP-)	125-D6	101116-D4- D8	Enable adder sum to D-register					
1 1	122-H7	- 1	TL4	R	(GEN0A+)(M11FF+)(TL4FF+)	122-D5	101116-H5	Clear A-register					
CLYTR-	129-J3	1	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-D3	101116-L11	Clear Y-register					
	122-L2	The same of the sa	TL4	S	(GEN0A+)(M11FF+)(M13FF+)	129-D5/ H2	109116-G7	Enable D-register to A(9-16)					
EPYTS+	129-L4	F	TL4	s	(PISEX-)(E01NS+)(0PGJS-)	129-D4/ H4	101116-KII	Enable P-register to Y-register					
MEMC1+	126-J11	F	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+					
RCYF1+	150-D1	F	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle					
					-			-,					




Instruction: Clear Right Half (CAR) OP Code: 141044 Type: G, 1 cycle

Description: $0 \rightarrow (A)_{9-16}$

1	1	0	0	0	0	1	0	0	0	1	0	0	1	0	0
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

Execution Time (µsec): 0.96

Execution Time (μsec): 0.96										
Function	Origin	Cyc	Tim	Clk	Boolean Expression	Origin	Destination	Operation Description		
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder		
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-J5	116-D7-D9	Force carry to adder		
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116 - H9	Clear M-register		
CLDTR-	125-J5	F	TLI	R	(1CYEF-)(ACYEF-)(TL1FF+)	125 - A5	101116-E7	Clear D-register to ONEs		
CLFTL-	125-J7	F	TL1	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L10	Clear F-register Clear shift counter Clear AZZZZ FF		
ESDTS+	125-L4	F	TLI	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register		
MMnnE-	153/160		THE PARTY OF THE P		(SWnnA+)(STRB1+)	153/160	101116-H8	Memory data set into M-register		
CLPTR-	129-J10	F	TL2	R	(EDPTL+)(MCRST+)*	129-H10	101116-H10	Clear P-register		
EDPTS-	129-L9	F	TL2	S	(EDPTL+)(MCSET+)	129 - H9	101116-G11	Enable D-register into P-register		
EASTL+	127-L1	F	TLATE	L.	(GEN0P+)(TLATE+)(M02FF+)	129 - G11	101116-A5	Enable A-register to adder		
EMSHL+	127-L8	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	101108-A8	Enable M(1-7) to adder		
ENSHL+	127-L7	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	101108-A9	Enable M-(1-7) to adder		
EMSLL+	127-L10	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	109116-A8	Enable M(8-16) to adder		
ENSLL+	127-L5	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	109116-A9	Enable M-(8-16) to adder		
JAMKN-	127-J3	F	TLATE	L	(GEN0P+)(M01FF+)(M02FF+)	127-C2	101116-D6	Force carry network to ZERO		
CLDTR-	127-J5	F	TL3	R	(TL3FF+)(ACYLF-)	125-D6	101116-E7	Clear D-register to ONEs		
ESDTS+	125-L4	F	TL3	S	(TL3FF+)(10GRP-)	125-D6	101116-D4- D8	Enable adder sum to D-register		
CLATR-	122-H7	F	TL4	R	(GEN0A+)(M11FF+)(TL4FF+)	122-D5	101116-Н5	Clear A-register		
CLYTR-	129-J3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-D3	101116-L11	Clear Y-register		
EDAHS+	122-L1	F	TL4	S	(GEN0A+)(M11FF+)(M14FF+)	122-D5/ F2	101108-G7	Enable D-register to A-register 1-8		
EPYTS+	129-L4	F	TL4	s	(PISEX-)(E01NS+)(0PGJS-)	129-D4/ H4	101116-K11	Enable P-register to Y-register		
MEMC1+	126-J11	F	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+		
RCYF1+	150-D1	F	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle		
*See gate AlA44-F at 129-D8 for EDPTL+										



Instruction: Complement A Sign (CHS)


OP Code: 140024 Type: G, 1 cycle

Description: ONE's complement of $(A_1) \rightarrow (A_1)$

1 1 0 0 0 0 0 0 0 0 0 1 0 1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Execution Time (µsec): 0.96

1	Execution Time (μsec): 0.96										
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description			
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder			
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-C3/ J6	116-D7/D9	Force carry to adder			
CLMTR-	128-K8	F	TLl	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-Н9	Clear M-register			
CLDTR-	125-J5	F	TLI	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs			
CLFTL-	125-J7	F	TLl	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L12	Clear F-register Clear shift counter Clear AZZZZ F-F			
ESDTS+	125-L4	F	TL1	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register			
MMnnE-	153/160				(SWnnA-)(STRB1+)	153/160	101116-H8	Memory data set into M-register			
CLPTR-	129-J10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCRST+)	129-D7/ H9	101116-H10	Clear P-register			
EDPTS+	129-L9	F	TLZ	s	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCSET+)	129-H9	101116-G11	Enable D-register to P-register			
EASTL+	127-L1	F	TLATE	L	See gate AlE37-D	127-C2	101116-A5	Enable A-register to adder			
JAMKN-	127-J3	F	TLATE	L	See gate AlE37-D	127-C2	101116-D6 117-B/D	Jam carry network			
CLDTR-	125-J5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-D5	101116-E7	Clear D-register to ONEs			
ESDTS+	125-L4	ৰ	TL3	s	(TL3FF+)(10GRP-)(MCSET+)	125-A5	101116-D4- D8	Enable adder sum to D-register			
CLA1L+	130-H11	F	TL4	L	(GEN0A+)(TL4FF+)(M14FF+)	130-F9	101-H3	Clear A-register bit 1			
EDAIL+	130-H10	F	TL4	L	(GEN0A+)(TL4FF+)(M14FF+)	130-F9	101-H6	Enable D-register bit l into A-register bit l			
CLYTR-	129-J3	F	TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-D2	101116-G7	Clear Y-register			
EPYTS+	129-L5	F	TL4	S	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)	129-D4	101116-K11	Enable P-register to Y-register			
MEMC1+	12,6-J11	F	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+			
RCYF1+	150-D1	F	TL4	S	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle			



CMA 1 CYCLE OP CODE 1401401 Instruction: Complement A (CMA)


OP Code: 140401 Type: G, 1 cycle

Description: ONE's complement of (A) → (A)

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Execution Time (µsec): 0.96

	Execution Time (µsec): 0.96									
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description		
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder		
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-C3/ J6	116-D7-D9	Force carry to adder		
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-Н9	Clear M-register		
CLDTR-	125-J5	F	TLI	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs		
CLFTL-	125-Ј7	F	TLI	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L12	Clear F-register Clear shift counter Clear AZZZZ F-F		
ESDTS+	125-L4	F	TLI	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4: D8	Enable adder sum to D-register		
MMnnE-	153/160				(SWnnA-)(STRBI+)	153/160	101116-Н8	Memory data set into M-register		
CLPTR-	129-J10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCRST+)	128-D7/ H9	101116-H10	Clear P-register		
EDPTS+	129-L9	F	TLZ	S	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCSET+)	129-H9	101116-G11	Enable D-register to P-register		
EASTL+	127-L1	F	TLATE	L	See gate AlE37-D	127-C2	101116-A5	Enable A-register to adder		
JAMKN-	127-J3	F	TLATE	L	See gate AlE37-D	127-C2	101116-D6 117 B/D	Jam carry network		
CLDTR-	125-J5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-D5	101116-E7	Clear D-register to ONEs		
ESDTS+	125-L4	F	TL3	S	(TL3FF+)(10GRP-)(MCSET+)	125-A5	101116-D4- D8	Enable adder sum to D-register		
CLATR-	122-H7		TL4	R	(M16FF+)(GEN0A+)(TL4FF+) (MCRST+)	122-A3	101116-Н5	Clear A-register		
	122-L1		TL4	S	(M16FF+)(GEN0A+)(TL4FF+) (MCSET+)	122-A3	101108-G7	Enable D-register to A(1-8)		
	122-L2		TL4	S	(M16FF+)(GEN0A+)(TL4FF+) (MCSET+)	122-A3	108116-G7	Enable D-register to A(9-16)		
1	129-J3		TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-D2	101116-G7	Clear Y-register		
	129-L5	-	TL4	s	(PISEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)	129-D4	101116-K11	Enable P-register to Y-register		
-	126-J11	over the same of t	TL4	L.	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11 H11	150-C1	Enable set RCYFI+		
RCYF1+	150-D1	F	rl4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle		
			·				-			



*

 Instruction:
 Clear A-register (CRA)


 OP Code:
 140040
 Type:
 Generic, 1 cycle

 Description:
 0s → (A)₁₋₁₆

1	1	0	, a	0	0	0	0	0	0	1	0	0	0	0	0
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

Execution Time (µsec): 0.96

Ziscussof Time (pace). 0.76											
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description			
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder			
E1K17+	127-L4	F	TLATE	L	(TLATE-)	127-J5	116-D7/D9	Force carry-in to bit 16			
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-H9	Reset M-register			
CLDTR-	125-J5	F	TLI	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs			
CLFTL-	125-J7		TLI	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5	Reset F-register Reset shift counter			
		F	TLI	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	125-L10	Reset AZZZZ+			
ESDTS+	125-L4	F	TLI	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116- D4/D6/D8	Enable adder sum to D-register			
MMnnE-	153/160				(SWnnA+)(STRB1+)	153/160	101116-н8	Memory data set into M-register			
CLPTR-	129-J10	F	TL2	R	(EDPTL+)*	129-F9	101116-H10	Reset P-register			
EDPTS+	129-L9	F	TL2	S	(EDPTL+)*	129-F9	101116-G11	Enable D-register into P-register			
CLDTR-	125-J6	F	TL3	R	(TL3FF+)(ACYLF-)	125-D6	101116-E7	Clear D-register to ONEs			
CLATR-	122-J7	F	TL4	R	(CLATL+)(MCRST+)**	122-F7	101116-H5	Reset A-register			
CLYTR-	129-J3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-D3	101116-L11	Reset Y-register			
-	129-L5	F	TL4	S	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)	129-D4	101116-Ј11	Enable P-register into Y-register			
MEMC1+	126-J11	F	TL4	L	(MEMC1-)***	126-G11	150-C1	Enable set RCYF1+			
RCYF1+	150-D1	F	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	XXXX	Start memory cycle			
'	119-F10	1	TL4	119-D10	119-H9	Enable set FCYLF+ at next TL1FF+					
**(CLA	TL+) @ 129 TL+) @ 122 (C1-) @ 120	-F7 =	(GENOA	D8							
L				1							




NOTE: MISSING SIGNALS CAN BE FOUND IN CSA ANALYSIS

<u>Instruction</u>: Copy Sign and Set Sign Plus (CSA)


OP Code: 140320 Type: G, 1 cycle

Description: $(A)_1 \rightarrow C, \quad 0 \rightarrow (A)_1$



Execution Time (usec): 0.06

				-	Execution Time (µsec): 0.96							
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description				
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder				
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-C3/ J6	116-D7-D9	Force carry to adder				
CLMTR-	128-K8	F	TL1	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-H9	Clear M-register				
CLDTR-	125-J5	F	TLI	R	(1CYEF+)(ACYEF-)(TL1FF+)	(1CYEF+)(ACYEF-)(TL1FF+) 125-A5 101116-E7		Clear D-register to ONEs				
CLFTL-	125-J7	F	TLI	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L12	Clear F-register Clear shift counter Clear AZZZZ F-F				
ESDTS+	125-L4	F	TL1	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register				
MMnnE-	153/160		To the state of th		(SWnnA-)(STRB1+)	153/160	101116-Н8	Memory data set into M-register				
CLPTR-	129-J10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCRST+)	129-D7/ H9	101116-H10	Clear P-register				
EDPTS+	129-L9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCSET+)	129-H9	101116-G11	Enable D-register to P-register				
EASTL+	127-L1	F	TLATE	L	(See gate AlE37-DV gate AlC43A)	127-C2	101116-A5 117 B/D	Enable A-register to adder				
JAMKN-	127-J3	F	TLATE	L	(See gate AlE37-DV gate AlC43A)	127-C2	101116-D6	Jam carry network				
EMSHL+	127-L8	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	101107-A8	Enable M(1-7) to adder				
ENSHL+	127-L7	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	101107-A9	Enable M-(1-7) to adder				
EMSLL+	127-L10	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	108116-A8	Enable M(8-16) to adder				
ENSLL+	127-L5	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G1	108116-A9	Enable M-(8-16) to adder				
CLDTR-	125-J5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-D5	101116-E7	Clear D-register to ONEs				
ESDTS+	125-L4	F	TL3	S	(TL3FF+)(10GRP-)(MCSET+)	125-A5	101116-D4- D8	Enable adder sum to D-register				
CLA1L+	130-H11	F	TL4	L	(GEN0A+)(TL4FF+)(M10FF+)	130-F11	101-H3	Clear A-register bit 1				
D1 → C	124-L2	F	TL4	S	(GEN0A+)(TL4FF+)(M10FF+) (M12FF+)(D01FF+)	124-D9	124-L2	Set Dl into C-bit				
CLYTR-	129-Ј3	F	TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-D2	101116-G7	Clear Y-register				
EPYTS+	129-L5		TL4	S	(PISEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)	129-D4	101116-K11	Enable P-register to Y-register				
MEMC1+	126-J11		ΓL4	-	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11 H11	150-C1	Enable set RCYF1+				
RCYF1+	150-D1	F	ΓL4	S	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle				
								Ŷ				




2-50


<u>Instruction</u>: Enable Program Interrupt (ENB)

OP Code: 000401 Type: G, 1 cycle

Description: Set machine status to permit interrupt



	Execution Time (µsec): 0, 96								
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description	
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder	
EIKI7-	127-L4	F	TLATE	L	(TLATE-)	127-C3/ J6	116-D7-D9	Force carry to adder	
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-H9	Clear M-register	
CLDTR-	125-J5	F	TLI	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs	
CLFTL	125-J7	F	TLI	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L12	Clear F-register Clear shift counter Clear AZZZZ F-F	
ESDTS+	125-L4	F	TL1	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register	
MMnnE-	153/160				(SWnnA-)(STRB1+)	153/160	101116-Н8	Memory data set into M-register	
CLPTR-	129-J10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCRST+)	129-D7/ H9	101116-H10	Clear P-register	
EDPTS+	129-L9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCSET+)	129-H9	101116-G11	Enable D-register to P-register	
SET PI	134-A4	F	TL4	L	(GEN0B+)(TL4FF+)(M08FF+)	134-A4	134-C4	Permit interrupt	
CLYTR-	129-J3	-	TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-D2	101116-G7	Clear Y-register	
EPYTS+	129-L5	F	TL4	S	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)	129-D4	101116-K11	Enable P-register to Y-register	
MEMC1+	126-J11	F	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+	
RCYF1+	150-D1	F	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle	
				1	Linguistic	h (e			
			-					* 1	
				arcusang.		1	Olimente		
								1	




NOTE: MISSING SIGNALS CAN BE FOUND IN HLT ANALYSIS


Instruction: Halt (HLT)

<u>OP Code</u>: 000000 <u>Type</u>: G, 1.5 cycles

Description: Set machine to halt mode



	Execution Time (μsec): 1.44									
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description		
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder		
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-J5	116-D7/D9	Force carry to adder		
CLMTR-	128-K8	F	TL1	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-Н9	Clear M-register		
CLDTR-	125-J5	F	TLI	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs		
CLFTL-	125-J7	F	TL1	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	121-A5 120-B1 125-L10	Clear shift counter Clear F-register Clear AZZZZ F-F		
ESDTS+	125-L4	F	TLI	S	(1CYEF-)(ACYEF-)(TL1FF+) 125-A5 101116-D4 D8		101116-D4- D8	Enable adder sum to D-register		
MMnnE-	153/160				(SWnnA-)(STRB1+) 153/160 101116-H8		101116-Н8	Memory data set into M-register		
CLPTR-	129-H10	F	TLZ	R	(EDPTL+)(MCRST+)	129-D7/ F9	101116-H10	Clear P-register		
EDPTS+	129-L9	F	TL2	S	(EDPTL+)(MCSET+)	129-D7/ H9	101116-G11	Enable D-register to P-register		
EASTL+	127-L1	F	TLATE	L	(GENOP+)(TLATE+)(MO1FF-)	127-G11	101116-A5	Enable A-register to adder		
EMSHL+	127-L8	F	TLATE	L	(GEN0P+)(TLATE+)(M01FF-)	127-G11	101107-A8	Enable M(1-7) to adder		
ENSHL+	127-L7	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-G11	101107-A9	Enable M-(1-7) to adder		
EMSHL+	127-L10	F	TLATE	L	(GENOP+)(TLATE+)(MOIFF-)	127-G11	108116-A8	Enable M(8-16) to adder		
ENSLL+	127-L5	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-G11	108116-A9	Enable M-(8-16) to adder		
CLDTR-	125-J5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-D6	101116-E7	Clear D-register to ONEs		
ESDTS+	125-L4	F	TL3	S	(TL3FF+)(10GRP-)(MCSET+)	125-D6	101116-D4- D8	Enable adder sum to D-register		
ElCTS-	125-H8	F	TL3	S	(GEN0B+)(TL3FF+)(M16FF-) (MCSET+)(AZZZZ-)	125-D8/ H8	121-A8 126-F5	Set shift counter to all ONEs		
SETAZ+	125-J9	F	TL3	L	(GEN0B+)(TL3FF+)(M16FF-)	125-D8	125-H9	Repeat TL2 (RPTT2+) Set AZZZZ F-F		
RUNFF-	126-H2	F	TL2	R	(MCRST+)(TL2FF+)(GEN0B+) (M16FF-)(SCZR0-)(RESTR-)	126-F3	126-H1	Reset RUNFF		
INCSC-	126-L3	F	TL2	L	(FCYEF+)(TL2FF+)	126-H3	121-A5	Enable increment shift counter		
TO THE STATE OF TH		THE CONTRACT OF THE CONTRACT O		*	Depress and release START	button				
RUNFF+	126-H2	A CANADA PARA CANA			(READYFF+)(P1L00-)	126-D3	126-H2	Set RUNFF		
			Repea	t TLAT	E and TL3 with entry to TL4	(SCZR0+)(I	RPTT2-)			
CLYTR-	129-J3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-D3.	101116-1.11	Clear Y-register		
EPYTS+	129-L4	F	TL4		(PISEX-)(E01NS+)(0PGJS-)	129-D4/ H4		Enable P-register to Y-register		
MEMC1+	126-J11	F	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-) 126-F11/ 150-C1 H11		Enable set RCYF1+			
RCYF1+	150-D1	F	TL4	S	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle		
and the second s	Management									
	and a supplier	***************************************	The state of the s							



NOTE: MISSING SIGNALS CAN BE FOUND IN IAB ANALYSIS


1 CYCLE OP CODE 000201

Instruction: Interchange A and B (IAB)


OP Code: 000201 Type: Generic, 1 cycle

Description: (A)

(B)



Execution Time (µsec): 0.96										
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description		
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to		
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-J5	116-D7/D9	Force carry-in to bit 16		
CLMTR-	128-K8	F	TL1	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-H9	Reset M-register		
CLDTR-	125-J5	F	TL1	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs		
CLFTL-	125-J7	F	TLI	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L10	Reset F-register Reset shift counter Reset AZZZZ+ F-F		
ESDTS+	125-L4	F	TLATE	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116- D4/D6/D8	Enable adder sum to D-register		
MMnnE-	153/160		STATE OF THE PROPERTY OF THE P		(SWnnA+)(STRB1+)	153/160	101116-H8	Memory data set into M-register		
CLPTR-	129-J10	F	TLZ	R	(EDPTL+)*	129-F9	101116-H10	Reset P-register		
EDPTS+	129-L9	F	TL2	S	(EDPTL+)*	129-F9	101116-G11	Enable D-register into P-register		
EASTL+	127-L1	F'	TLATE		(GENOP+)(TLATE+)(M01FF-)	127-G10	101116-A5	Enable A-register to adder		
EMSLL+	127-L10	F	TLATE		(GENOP+)(TLATE+)(M01FF-)	127-G10	108116-A8	Enable M(8-16) to adder		
EMSHL+	127-L8	F	TLATE		(GENOP+)(TLATE+)(M01FF-)	127-G10	101107-A8.	Enable M(1-7) to adder		
ENSLL+	127-L5	F	TLATE		(GENOP+)(TLATE+)(M01FF-)	127-G10	108116-A9	Enable M-(8-16) to adder		
ENSHL+ CLDTR-	127-L7 125-J6	F F	TLATEX	R	(GEN0P+)(TLATE+)(M01FF-) (TL3FF+)(ACYLF-)	127-G10 125-D6	101107-A9 101116-E7	Enable M-(1-7) to adder Clear D-register to ONEs		
CLETR-	125-J2	F	TL3	R	(TL3FF+)(GEN0P+)(M01FF-) (M09FF+)	125-D1	101116-K3	Reset E-register		
ESDTS+	125-L4	F	TL3	S	(TL3FF+)(10GRP-)	125-D6	101116- D4/D6/D8	Enable adder sum into D-register		
EBETS+	125-L1	F	TL3	S	(TL3FF+)(GEN0P+)(M01FF-) (M09FF+) @125-A1]	125-D1	101116-J2	Enable B-register into E-register		
CLYTR-	129-J3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-D3	101116-L11	Reset Y-register		
CLATR-	122-H7	F	TL4	R	(CLATL+)*	122-F7	101116-H5	Reset A-register		
CLBTR-	123-J6	F	TL4	R	(M5G4G-)*	123-E2	101116-H2	Reset B-register		
EEATS+	122-L3	F	TL4	S	(M5G4G-)*	122-F3	101110-G4	Enable E (1-10) into A (1-10)		
EEALS+	122-J4	F	TL4	S	(M5G4G-)*	122-F3	101116-G4	Enable E (11-16) into A (11-16)		
EDBTS+	123-L2	F	TL4	S	(M5G4G-)*	123-E2	101116-G3	Enable D-register into B-register		
FCYEF+	119-F10	F	TL4	L	(Set: (TL4FF+)(E01NS+))	119-D10	119-H9	Enable set FCYLF+ at next TL1FF+		
EPYTS+	129-L5	F	TL4	S	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)	129-D4	101116-J11	Enable P-register into Y-register		
MEMC1+	126-J11	F	TL4	L	(MEMC1-)	126-G11	150-C1	Enable set RCYF1+		
RCYF1+	150-D1	F	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	XXXX	Start memory cycle		
*TLATE	+ = ((TL2)	FF-)\	/(TL3FF	-)) @ 11	 F+)(SCZR0+)(MEMAC-) @ 129- 8-B7 7 = (GEN0B+)(TL4FF+)(M09F1		E2	-		
		. (2)	L I				— we			
-										




NOTE: MISSING SIGNALS CAN BE FOUND IN ICA ANALYSIS

ICA 1 CYCLE OP CODE 141340


Instruction: Interchange Halves (ICA)

<u>OP Code</u>: 141340 <u>Type</u>: G, 1 cycle

Description: $(A)_{1-8} \rightarrow (A)_{9-16}$ $(A)_{9-16} \rightarrow (A)_{1-8}$



	zecution Time (μsec). V. γν							
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-J5	116-D7/D9	Force carry to adder
CLMTR-	128-K8	F	TL1	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-H9	Clear M-register
CLDTR-	125-J5	F	TLI	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs
JAMKN-	127-J5	F	TLI	L	[(TLATE+)(ACYEF+)]-	127-C3	127-L4	Implement E1K17-
CLFTL-	125-J7	F	TLI	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	121-A5 120-B1 125-L10	Clear shift counter Clear F-register Clear AZZZZ F-F
ESDTS+	125-L4	F	TL1	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register
MMnnE-	153/160				(SWnnA+)(STRB1+)	153/160	101116-Н8	Memory data set into M-register
CLPTR-	129-J10	F	TL2	R	(EDPTL+)(MCRST+)*	129-H9	101116-Н10	Clear P-register
EDPTS-	129-L9	F	TL2	S	(EDPTL+)(MCSET+)	129-H9	101116-G11	Enable D-register into P-register
EASTL+	127-L1	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	129-G11	101116-A5	Enable A-register to adder
CLDTR-	125-J5	F	TL3	R	(TL3FF+)(ACYLF-)	125-D6	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	F	TL3	s	(TL3FF+)(10GRP-)	125-D6	101116-D4- D8	Enable adder sum to D-register
EMSHL+	127-L8	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	101108-A8	Enable M(1-7) to adder
ENSHL+	127-L7	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	101108-A9	Enable M-(1-7) to adder
EMSLL+	127-L10	F	TLATE	L·	(GENOP+)(TLATE+)(M02FF+)	127-G11	109116-A8	Enable M(8-16)to adder
ENSLL+	127-L5	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	109-116-A9	Enable M-(8-16)to adder
JAMKN-	127-J3	F	TLATE	L	(GEN0P+)(M01FF+)(M02FF+)	127-C2	101116-D6	Force carry network to ZERO
CLATR-	122-H7	F	TL4	R	(GEN0A+)(M11F+)(TL4FF+)	122-D5	101116-H5	Clear A-register
CLYTR-	129-J3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-D3	101116-L11	Clear Y-register
ETALS+	122-K6	F	TL4	s	(GEN0A+)(M10FF+)(M11FF+)	122-D5/ H6	109-116-D4	Enable D(1-8) into A(9-16)
ETAHS+	122-L5	F	TL4	s	(GEN0A+)(M09FF+)(M11FF+)	122-D5/ H5	101108-D4	Enable D(9-16) into A(1-8)
EPYTS+	129-L4	F	TL4	s	(P1SEX-)(E01NS+)(0PGJS-)	129-D4/ H4	101116-K11	Enable P-register to Y-register
MEMC1+	126-J11	F	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	F	TL4	S	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle
*See gate	AlA44-F	at 129	-D8 for 1	EDPTL	+			
		1	1	1				




NOTE: MISSING SIGNALS CAN BE FOUND IN ICL ANALYSIS

ICL
1 CYCLE
OP CODE 141140


Instruction: Interchange and Clear Left Half (ICL)

<u>OP Code</u>: 141140 <u>Type</u>: G, 1 cycle

Description: $(A)_{1-8} \rightarrow (A)_{9-16}$ $0 \rightarrow (A)_{1-8}$



	Execution Time (μsec): 0.96									
Function	Origin	Сус	Tim	Clk	Boolean Expression	Origin	Destination	Operation Description		
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder		
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-J5	116-D7-D9	Force carry to adder		
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-Н9	Clear M-register		
CLDTR-	125-J5	F	TL1	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs		
CLFTL-	125-J7	F	TLI	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L10	Clear F-register Clear shift counter Clear AZZZZ FF		
ESDTS+	125-L4	F	TLI	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register		
MMnnE-	153/160				(SWnnA+)(STRB1+)	153/160	101116-H8	Memory data set into M-register		
CLPTR-	129-J10	F	TL2	R	(EDPTL+)(MCRST+)*	129-H10	101116-H10	Clear P-register		
EDPTS-	129-L9	F	TL2	S	(EDPTL+)(MCSET+)	129-H9	101116-G11	Enable D-register into P-register		
ESDTS+	125-L4	F	TL3	s	(TL3FF+)(10GRP-)	1 <u>2</u> 5-D6	101116-D4- D8	Enable adder sum to D-register		
EMSHL+	127-L8	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-G11	101108-A8	Enable M(1-7) to adder		
ENSHL+	127-L7	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	101108-A9	Enable M-(1-7) to adder		
EMSLL+	127-L10		TLATE	L	(GENOP+)(TLATE+)(M02FF+)	127-G11	109116-A8	Enable M(8-16) to adder		
ENSLL+	127-L5	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+)	127-G11	109116-A9	Enable M-(8-16) to adder		
JAMKN-	127-Ј3	F	TLATE	L	(GEN0P+)(M01FF+)(M02FF+)	127-C2	101116-D6	Force carry network to ZERO		
EASTL+	127-L1	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+)	129-G11	101116-A5	Enable A-register to adder		
CLDTR-	127-J5 122-H7		TL3	R	(TL3FF+)(ACYLF-)	125-D6	101116-E7	Clear D-register to ONEs		
CLYTR-	122-H7 129-J3	_	TL4	i i	(GEN0A+)(M11FF+)(TL4FF+)	122-D5	101116-H5	Clear A-register		
	129-J3 122-K6	_	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-D3	101116-L11	Clear Y-register		
0.8			TL4		(GEN0A+)(M10FF+)(M11FF+)	122-D5/ H6	109116-D4	Enable D-register (1-8) into A-register (9-16)		
	129-L4		TL4	l	(PISEX-)(E01NS+)(0PGJS-)	129-D4/ H4	101116-K11	Enable P-register to Y-register		
	126-J11		TL4		(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+		
RCYF1+	150-D1	F	TL4	S	(MCSET+)(MEMCI+)(RCYF1-)	150-C2	150-D1	Start memory cycle		
			1		*			0		
*See ga	ate AlA44	-F at	129-D8 f	or EDP	TL+					




NOTE: MISSING SIGNALS CAN BE FOUND IN ICR ANALYSIS

 $\underline{Instruction} \colon \ \, \textbf{Interchange and Clear Right Half (ICR)}$

1	1	0	, 0	0	0	1	0	1	0	1	0	0	0	0	0
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

Execution Time (μ sec): 0.96									
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description	
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder	
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-J5	116-D7/D9	Force carry to adder	
CLFTL-	125-J7	F	TL1	L	(1CYEF-)(ACYEF-)(TL1FF+)		120-B1 121-A5 125-L10	Clear F-register Clear shift counter Clear AZZZZ F-F	
CLMTR-	128-K8	F	TLl	R	(MCRST+)(H0LDM-)(TL1FF+)	l .	101116-H9	Clear M-register	
CLDTR-	125-J5	F	TL1	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs	
ESDTS+	125-L4	F	TLI	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register	
MMnnE-	153/160				(SWnnA+)(STRB1+)	153/160	101116-Н8	Memory data set into M-register	
CLPTR-	129-J10	F	TL2	R	(EDPTL+)(MCRST+) *	129-H10	101116-H10	Clear P-register	
EDPTS-	129-L9	F	TL2	S	(EDPTL+)(MCSET+)	129-H9	101116-G11	Enable D-register into P-register	
EASTL+	127-L1	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+) (M09FF+)	127 - G11	101116-A5	Enable A-register to adder	
EMSHL+	127-L8	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	101108-A8	Enable M(1-7) to adder	
ENSHL+	127-L7	F	TLATE	L	(GENOP+)(TLATE+)(M02FF+) (M09FF+)	127-G11	101108-A9	Enable M-(1-7) to adder	
EMSLL+	127-L10	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	109116-A8	Enable M(8-16)to adder	
ENSLL+	127-L5	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	109116-A9	Enable M-(8-16) to adder	
*See gate	AlA44-1	F at 12	9-D8 for	EDPTL	rt				
1			1	R					
CLDTR-	127-J5	F	TL3	R	(TL3FF+)(ACYLF-)	125-D6	101116-E7	Clear D-register to	
	125-L4		TL3	S	(TL3FF+)(10GRP-)	125-D6	101116-D4- D8	Enable adder sum to D-register	
1	122-H7	F :	FL4	R	(GEN0A+)(M11FF+)(TL4FF+)	122-D5	101116-H5	Clear A-register	
	122-L5	F	ΓL4	s	(GEN0A+)(M09FF+)(M11FF+)	122-D5/ H5	101108-D4	Enable D(9-16) into A(1-8)	
CLYTR-	129-Ј3	F 7	rl4	R (ACYNX-)(TL4FF+)(MCRST+)	129-D3	101116-L11	Clear Y-register	
EPYTS+	129-L4	F	rl4	1	P1SEX-)(E01NS+)(0PGJS-)	129-D4/ H4		Enable P-register to	
MEMC1+	126-J11	F	TL4	L (TL4FF-+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Y-register Enable set RCYF1+	
RCYF1+ I	50-D1	F I	L4	s (MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle	
Management			Oddarous state of the state of			-	6	*	




Instruction: Inhibit Program Interrupt (INH) OP Code: 001001 Type: G, 1 cycle

Description: Set machine status to inhibit interrupt

8 9 10 11 12 13 14 15 16

Direction Time (μsec). 0.70								
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-C3/ J6	116-D7-D9	Force carry to adder
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-H9	Clear M-register
CLDTR-	125-J5	F	TLl	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs
CLFTL-	125-J7	F	TL1	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L12	Clear F-register Clear shift counter Clear AZZZZ F-F
ESDTS+	125-L4	F	TLI	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register
MMnnE-	153/160				(SWnnA-)(STRB1+)	153/160	101116-Н8	Memory data set into M-register
CLPTR-	129-J10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCRST+)	129 - D7/ H9	101116-H10	Clear P-register
EDPTS+	129-L9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCSET+)	129-H9	101116-G11	Enable D-register to P-register
CLR PI	134-A2	F	TL3	S	(GEN0B+)(M07FF+)(TL3FF+) (MCSET+)	134-A2	134-E4	Inhibit interrupt
CLYTR-	129-J3	1	TL4	R	(SCZR0-)(TL4FF+)(MCRST+)	129-D2	101116-G7	Clear Y-register
EPYTS+	129-L5	-	TL4	S	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)	129-D4	101116-K11	Enable P-register to Y-register
MEMC1+	126-J11		TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	F	TL4	S	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle
						*		
New York Control of the Control of t								



NOTE: MISSING SIGNALS CAN BE FOUND IN INK ANALYSIS

- * APPLICABLE ONLY WHEN COMPUTER IS EQUIPPED WITH MEMORY EXPANSION OPTION
- ** APPLICABLE ONLY WHEN COMPUTER
 IS EQUIPPED WITH HIGH SPEED ARITHMETIC
 UNIT OPTION


3679

INK 1 CYCLE OP CODE 000043

Instruction: Input Keys (INK)

0 0 0 0 0 0 0 0 0 0 0 1 9 10 11 12 13 14 15 16

	Shift count \rightarrow (A) ₁₂₋₁₆ Execution Time (μ sec): 0.96										
Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation Description			
EPSLL+	128-H4	F	TLATE-	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder			
E1K17-	127-L4	F	TLATE-	L	(TLATE-)	127-J5	116-D7/D9	Force carry to adder			
CLFTL-	125-J7	F	TL1	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L10	Reset F-register Reset shift counter Reset AZZZZ FF			
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-Н9	Reset M-register			
CLDTR-	125-J5	F	TL1	R	(1CYEF-)(ACYEF-)(TL1FF+) (MCRST+)	125-A5	101116-E7	Clear D-register to ONEs			
ESDTS+	125-L4	F	TLI	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4-	Enable adder sum to			
					(MCSET+)		D8	D-register			
MMnnE-	153/160		,		(SWnnA+)(STRBl+)	153/160	101116-Н8	Memory data set into M-register			
CLPTR-	129-J10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCRST+)	129-D8	101116-H10	Clear P-register			
EDPTS+	129-L9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCSET+)	129-H9	101116-G11	Enable D-register into P-register			
EASTL+	127-L1	F	TLATE	L	(GEN0P+)(TLATE+)(M01FF-)	127-G9	101116-A5	Enable A-register to adder			
EMSHL+	127-L8	F	TLATE	L	(GEN0P+)(TLATE+)(M01FF-)	127-G9	101107-A8	Enable M(1-7) to adder			
ENSHL+	127-L7	F	TLATE	L	(GEN0P+)(TLATE+)(M01FF-)	127-G9	101107-A9	Enable M-(1-7) to adder			
EMSLL+	127-L10	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-G9	107116-A8	Enable M(8-16) to adder			
ENSLL+	127-L5	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-G9	108116-A9	Enable M-(8-16) to adder			
CLDTR-	125-Ј6	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-D6	101116-E7	Clear D-register to ONEs			
ESDTS+	125-L4	F	TL3	S	(TL3FF+)(ACYLF-)(MCSET+)	125-D6	101116-D4- D8	Enable adder sum to D-register			
INK0P+	122-L8	F	TL4	L	(GEN0B+)(M11FF+)(M15FF+) (TL4FF+)	122-G8	101103-J6	CBITF into A ₁ DPM0D into A ₂ PMIND into A _{3*}			
EEALS+**	122-K4	A	TL4	L	(GEN0B+)(M11FF+)(TL4FF+)	122-D4	111116-G4	Enable E(11-16) into A(11-16)			
MEMC1+	126-J11	F	TL4	Ļ	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+			
CLATR-**	122-H7	A	TL4	R	(GEN0B+)(M11FF+)(TL4FF+) (MCRST+)	122-D4	101116-Н5	Clear A-register			
CLYTR-	129-J3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	128-D3	101116-L11	Clear Y-register			
EPYTS+	129-L4	F	TL4	s	(PISEX-)(E01NS+)(0PGJS-) (MCSET+)	129-D4/ H4	101116-K11	Enable P-register to Y-register			
RCYF1+	150-D1	F	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle			
	-										
*Applica	able only	when c	omputer	is equi	pped with Memory Expansion	Option	, 25				
**Applica	able only	when c	omputer	is equi	pped with high speed Arithmeti	c Unit Optio	on				
						. 1	*				




Instruction: No Operation (NOP)

<u>OP Code</u>: 101000 <u>Type</u>: G, 1 cycle

Description: No operation


1	0	0	10	0	0	1	0	0	0	0	0	0	0	0	0
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16

	Execution Time (µsec): 0.96							
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-H8	101116-A10	Enable P-register to adder
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-L4	116-D7-D9	Force carry to adder
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-Н9	Clear M-register
CLDTR-	125-J5	F	TLI	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs
CLFTL -	125-J7	F	TL1	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L12	Clear F-register Clear shift counter Clear AZZZZ F-F
ESDTS+	125-L4	F	TLI	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register
MMnnE-	153/160		TOTAL COLLEGE		(SWnnA-)(STRB1+)	153/160	101116-Н8	Memory data set into M-register
CLPTR-	129-J10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCRST+)	129-D7/ H9	101116-H10	Clear P-register
EDPTS+	129-L9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCSET+)	129-H9	101116-G11	Enable D-register to P-register
EPSLL+	128-H4				(SKGRP+)	128-H8	101116-A10	
E1K17-	127-L4				(SKGRP+)	127-J6	116-D7-D9	Force carry to adder
CLDTR-	125-J5		TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-D5	101116-E7	Clear D-register to ONEs
	125-L4		TL3	S	(10GRP-)(TL3FF+)(MCSET+)	125-D6	101116-D4- D8	Enable adder sum to D-register
	129-J3	F	TL4	R	(ACYLF-)(TL4FF+)(MCRST+)	129-A1/ D3	101116-L11	Clear P-register
EPYTS+	129-L4	F	TL4	S	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)	129-D4	101116-K11	Enable P-register to Y-register
	126-J11	F	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11, H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	F	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle



OTK 2 CYCLES OP CODE 171020 Instruction: Output Keys (OTK)

			-	(A) ₁₁₋₁	6 = Shift count → (E) ₁₁₋₁₆	Execution	Time (µsec): 1	1. 92
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
ADB7-16	138-11				(DMCCY-)(M_FF+)	138-11	(See main	frame wire list)
OTB01-16	138-E/L				(A01FF+) through (A16FF+)	138-С/Ј	(See main	frame wire list)
EPSLL+	128-H4				(10GRP+)	128-D5	101116-A10	Enable P-register to adder
SMK09+	122-L9				(SMKXX+)(FCX00+)(ADB07+)	122-G9	122-L7 111-L4 112-116-L4	Enable generate CMK09- Reset E-register bit 11 Enable A(11-16) into E(11-16)
	120 ***						124-F2	Enable reset CBITF
H0LDM-	128-H8				(10GRP+)(ACYEF+)	128-H8	128-K8	Inhibit M-register clear
CLDTR-	125-J5	A	TLI	R	(ACYEF+)(TL1FF+)(JST0P-) (1RS0P-)(1MA0P-)(MCRST+)	125-D4	101116-E7	Clear D-register to ONEs
E1K17-	127-L4	Α	TL1	L	(ACYLF+)(SUB0P-)	127-A6/ E7	116-D7-D9 117-B1	Force carry to adder
CMK09-	122-L7	Α	TLI	L	(SMK09+)(TL1FF+)	122-L7	124-F2 125-E2	Enable set CBITF Enable generate CLETR
ESDTS+	125-L4	A	TLI	S	(ACYEF+)(TL1FF+)(JST0P-) (1RS0P-)(1MA0P-)(MCSET+)	125-D4	101116-D4- D8	Enable adder sum to D-register
SETAZ+	125-J9	A	TLI	L	(SMKXX-)	125-J9	125-L9	Set AZZZZ on trailing edge of MCSET
MEMC1+	126-J11	. А	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
CLYTR-	129-J3	A	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-B1/ D1	101116-G7	Clear Y-register
EPYTS+	129-L5	A	TL4	s	(PISEX-)(E0INS+)(TL4FF+) (0PGJS-)(MCSET+)(DMCRQ-)	129-D4/ H4	101116-K11	Enable P-register into Y-register
RCYF1+	150-D1	А	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle
L			1					




NOTE: MISSING SIGNALS CAN BE FOUND IN RCB ANALYSIS

RCB 1 CYCLE OP CODE 140200


Instruction: Reset C to ZERO (RCB)

OP Code: 140200 <u>Type</u>: G, l cycle

 $\underline{\text{Description}} \colon \quad 0 \to (C)$



	T		T			Execution	Time (µsec): (0. 96
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-C3/ J6	116-D7-D9	Force carry to adder
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-H9	Clear M-register
CLDTR-	125-J5	F	TL1	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs
CLFTL-	125-J7	F	TLI	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L12	Clear F-register Clear shift counter Clear AZZZZ F-F
ESDTS+	125-L4	F	TL1	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register
MMnnE-	153/160				(SWnnA-)(STRB1+)	153/160	101116-H8	Memory data set into M-register
CLPTR-	129-J10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCRST+)	129-D7/ H9	101116-H10	Clear P-register
EDPTS+	129-L9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCSET+)	129-H9	101116-G11	Enable D-register to P-register
EASTL+	127-L1	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	101116-A5 117 B/D	Enable A-register to adder
JAMKN-	127-J3	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	101116-D6	Jam carry network
EMSHL+	127-L8	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	101107-A8	Enable M(1-7) to adder
ENSHL+	127-L7	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	101107-A9	Enable M-(1-7) to adder
EMSLL+	127-L10	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	108116-A8	Enable M(8-16) to adder
ENSLL+	127-L5	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	108116-A9	Enable M-(8-16) to adder
CLDTR-	125-J5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-D5	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	F	TL3	S	(TL3FF+)(10GRP-)(MCSET+)	125-A5	101116-D4- D8	Enable adder sum to D-register
CBITF	124-L2	F	TL4	R	(GEN0A+)(M09FF+)(M11FF-) (TL4FF+)(D1V0P-)(MCRST+)	124-A2	124-L1	Reset CBlTF
CLYTR-	129-Ј3	F	TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-D2	101116-G7	Clear Y-register
EPYTS+	129-L5	F	TL4	S	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)	129-D4	101116-K11	Enable P-register to Y-register
MEMC1+	126-J11	F	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	F	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle
			0					




NOTE: MISSING SIGNALS CAN BE FOUND IN SCB ANALYSIS

SCB 1 CYCLE OP CODE 140600


Instruction: Set C to ONE (SCB)

OP Code: 140600 Type: G, 1 cycle

 $\underline{\text{Description}}: \quad 1 \to (C)$



		·	γ			Execution	Time (µsec):	. , , ,
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-C3/ J6	116-D7-D9	Force carry to adder
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-Н9	Clear M-register
CLDTR-	125-J5	F	TL1	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs
CLFTL-	125-J7	F	TL1	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L12	Clear F-register Clear shift counter Clear AZZZZ F-F
ESDTS+	125-L4	F	TL1	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register
MMnnE-	153/160			*	(SWnnA-)(STRB1+)	153/160	101116-H8	Memory data set into M-register
CLPTR-	129-J10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCRST+)	129-D7/ H9	101116-H10	Clear P-register
EDPTS+	129-L9	F	TL2	s	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCSET+)	129-H9	101116-G11	Enable D-register to P-register
EASTL+	127-L1	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	101116-A5 117 B/D	Enable A-register to adder
JAMKN-	127-Ј3	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	101116-D6	Jam carry network
EMSHL+	127-L8	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	101107-A8	Enable M(1-7) to adder
ENSHL+	127-L7	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	101107-A9	Enable M-(1-7) to adder
EMSLL+	127-L10	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	108116-A8	Enable M(8-16) to adder
ENSLL+	127-L5	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (M09FF+)	127-G11	108116-A9	Enable M-(8-16) to adder
CLDTR-	125-J5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-D5	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	F	TL3	s	(TL3FF+)(10GRP-)(MCSET+)	125-A5	101116-D4- D8	Enable adder sum to D-register
CBITF	124-L2	F	TL4	s	(MCSET+)(GEN0A+)(TL4FF+) (M08FF+)(M09FF+)	124-D6	124-L2	Set CBlTF
CLYTR-	129-J3	F	TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-D2	101116-G7	Clear Y-register
EPYTS+	129-L5	F	TL4	s	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)	129-D4	101116-K11	Enable P-register to Y-register
MEMC1+	126-J11		TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	F	TL4	S	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle



NOTE: REFER TO SKIP INSTRUCTION ANALYSES FOR SPECIFIC CONDITIONS

Common Entry and Exit for Skip Instructions

Instruction:

OP Code:
Description:


Type:

							lime (μsec):	
Function	Origin	Сус	Tim	Clk	Boolean Expression	Origin	Destination	Operation Description
EPSLL+	128-H4				(SKGRP-)V(TLATE-) (FCYEF+)	128-H3	101116-A10	Enable P-register to adder
E1K17-	127-L4				(SKGRP-)V(TLATE-)	127-L4	116-D7-D9	Force carry to adder
CLFTL-	125-J7	F	TLI	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L12	Clear F-register Clear shift counter Clear AZZZZ FF
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-H9	Clear M-register
CLDTR-	125-J5	F	TL1	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	F	TL1	s	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register
MMnnE-	153/160		Carrier and Carrie		(SWnnA-)(STRB1+)	153/160	101116-Н8	Memory data set into M-register
CLPTR-	129-J10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCRST+)	129-D7/ H9	101116-H10	Clear P-register
EDPTS+	129-L9	F	TL2	s	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCSET+)	129-H9	101116-G11	Enable D-register to P-register
CLDTR-	125-J5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-D5	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	F	TL3	s	(10GRP-)(TL3FF+)(MCSET+)	125-D6	101116-D4- D8	Enable adder sum to D-register
0PGJS+	129-J11		1 1		(SeeTable 2-1 for conditions)		129-D4-D9	Condition satisfied?
CLPTR-	129-J10	F	TL4	R	(0PGJS+)(E01NS+)(TL4FF+) (MCRST+)	129-D7/ H10	101116-H10	Clear P-register
EDPTS+	129-L9	F	TL4	s	(0PGJS+)(E01NS+)(TL4FF+) (MCSET+)	129-D7/ H9	101116-H11	Enable D-register into P-register
CLYTR-	129-J3	F	TL4	R	(ACYLF+)-(TL4FF+)(MCRST+)	129-A1/ D3	101116-L11	Clear Y-register
EDYTS+	129-L1	F	TL4	s	(ACYNX-)(MCSET+)(TL4FF+) (BREQ-)(0PGJS-)	129-H1	101116-G10	Enable D-register into Y-register
EPYTS+	129-L4	F	TL4	s	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)	129-D4	101116-K11	Enable P-register to Y-register
MEMC1+	126-J11	F	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	F	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle
				,				

2-75


Table 2-1. Generating 0PGJS+ For Specific Skip Instructions

Gen	erating UP	GJS+ For Specific Skip Instruction	18
Instruction	Op Code	Conditions for SKGRP+	Origin
Skip If C Set (SSC)	101001	(CB1TF+)(M16FF+)(MEMAC-) (SKGRP+)(M07FF+)	129-A9/F10
Skip If C Reset (SRC)	100001	[(CB1TF+)(M16FF+)]-(MEMAC-) (SKGRP+)(M07FF-)	129-A9/F11
Skip If $A_{16} = 1 (SLN)$	101100	(A16FF+)(M10FF+)(MEMAC-) (SKGRP+)(M07FF+)	129-A4/F10
Skip If $A_{16} = 0$ (SLZ)	100100	[(A16FF+)(M10FF+)]-(MEMAC-) (M07FF-)	129-A4/F11
Skip If A Minus (SMI)	101400	(A01FF+) (M08FF+)(MEMAC-) (SKGRP+)(M07FF+)	129-A11/F10
Skip If A Plus (SPL)	100400	[(A01FF+)(M08FF+)]-(MEMAC-) (M07FF-)	129-A11/F11
Skip If A Not Zero (SNZ)	101040	(AZER0-)(M11FF+)(MEMAC-) (SKGRP+)(M07FF+)	129-A10/F10
Skip If A Zero (SZE)	100040	[(AZER0-)(M11FF+)]-(MEMAC-) (M07FF-)	129-A10/F11
Skip If Sense Switch l is Set (SS1)	101020	(SENS1+)(M12FF+)(MEMAC-) (SKGRP+)(M07FF+)	129-A5/F10
Skip If Sense Switch 1 is Reset (SR1)	100020	[(SENS1+)(M12FF+)]-(MEMAC-) (M07FF-)	129-A5/F11
Skip If Sense Switch 2 is Set (SS2)	101010	(SENS2+)(M13FF+)(MEMAC-) (SKGRP+)(M07FF+)	129-A6/F10
Skip If Sense Switch 2 is Reset (SR2)	100010	[(SENS2+)(M13FF+)]-(MEMAC-) (M07FF-)	129-A6/F11
Skip If Sense Switch 3 is Set (SS3)	101004	(SENS3+)(M14FF+)(MEMAC-) (SKGRP+)(M07FF+)	129-A7/F10
Skip If Sense Switch 3 is Reset (SR3)	100004	[(SENS3+)(M14FF+)]-(MEMAC-) (M07FF-)	129-A7/F11
Skip If Sense Switch 4 is Set (SS4)	101002	(SENS4+)(M15FF+)(MEMAC-) (SKGRP+)(M07FF+)	129-A8/F10
Skip If Sense Switch 4 is Reset (SR4)	100002	[(SENS4+)(M15FF+)]-(MEMAC-) (M07FF-)	129-A8/F11
Skip If Any Sense Switch Set (SSS)	101036	(SENS1+)(M12FF+)V(SENS2+) (M13FF+)V(SENS3+)(M14FF+) V(SENS4+)(M15FF+)A(MEMAC-) (SKGRP+)(M07FF+)	129-A6/A7/A8/ F10
Skip If Any Sense Switch Reset (SSR)	100036	[(SENS1+)(M12FF+) V(SENS2+) (M13FF+)V(SENS3+)-(M14FF+) V(SENS4+)(M15FF+]]((MEMAC-)	129-A6/A7/A8/ F11
Unconditional Skip	100000	(SKGRP+)(M07FF-) (M08FF-)through (M16FF-) \(\Lambda\) (MEMAC-)(SKGRP+)(M07FF-)	129-A3 through A11/F11




<u>Instruction</u>: Set Sign Minus (SSM)

OP Code: 140500 Type: G, 1 cycle Description: $1 \rightarrow (A)_1$



			T					T
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-C3/ J6	116-D7-D9	Force carry to adder
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-H9	Clear M-register
CLDTR-	125-J5	F	TLI	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs
CLFTL-	125-J7	F	TL1	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L12	Clear F-register Clear shift counter Clear AZZZZ F-F
ESDTS+	125-L4	F	TLI	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register
MMnnE-	153/160		*		(SWnnA-)(STRB1+)	153/160	101116-Н8	Memory data set into M-register
CLPTR-	129-J10	F	TL2	R	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCRST+)	129-D7/ H9	101116-H10	Clear P-register
EDPTS+	129-L9	F	TL2	S	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCSET+)	129-H9	101116-G11	Enable D-register to P-register
CLDTR-	125-J5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-D5	101116 - E7	Clear D-register to ONEs
ESDTS+	125-L4	F	TL3	S	(TL3FF+)(10GRP-)(MCSET+)	125-A5	101116-D4- D8	Enable adder sum to D-register
CLA1L+	130-H11	F	TL4	L	(GEN0A+)(TL4FF+)(M10FF+)	130-F11	101-H3	Clear A-register bit l
EDAlL+	130-H11	F	TL4	L	(GEN0A+)(TL4FF+)(M08FF+) (M10FF+)	130-F10	101-H6	Enable D-register bit 1 to A-register bit 1
CLYTR-	129-J3	F	TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-D2	101116-G7	Clear Y-register
EPYTS+	129-L5	F	TL4	s	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)	129 - D4	101116-K11	Enable P-register to Y-register
MEMC1+	126-J11	F	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	F	TL4	S	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle




<u>Instruction</u>: Set Sign Plus (SSP)

OP Code: 140100 Type: G, 1 cycle

Description: 0 → (A)₁

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Signal Orig EPSLL+ 128-1 E1K17- 127-1 CLMTR- 129-1 CLDTR- 125-1 CLFTL 125-1	H4 F L4 F K8 F J5 F	TIM TLATE TLATE TLI TLI TLI	L L R R	Signal Component (FCYEF+)(TLATE-) (TLATE-) (MCRST+)(H0LDM-)(TL1FF+) (1CYEF-)(ACYEF-)(TL1FF+)	Origin 128-F3 127-C3/ J6 128-K8 125-A5	Destination 101116-A10 116-D7-D9 101116-H9 101116-E7	Operation Description Enable P-register to adder Force carry to adder Clear M-register Clear D-register to
E1K17- 127-1 CLMTR- 129-1 CLDTR- 125-3	L4 F K8 F J5 F	TLATE TL1 TL1	L R R	(TLATE-) (MCRST+)(H0LDM-)(TL1FF+) (1CYEF-)(ACYEF-)(TL1FF+)	127-C3/ J6 128-K8 125-A5	116-D7-D9 101116-H9	adder Force carry to adder Clear M-register Clear D-register to
CLMTR- 129-1 CLDTR- 125-3	K8 F J5 F J7 F	TL1	R R	(MCRST+)(H0LDM-)(TL1FF+) (1CYEF-)(ACYEF-)(TL1FF+)	J6 128-K8 125-A5	101116-Н9	Clear M-register Clear D-register to
CLDTR- 125-	J5 F J7 F	TL1	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	· ·	Clear D-register to
	J7 F					101116-E7	Clear D-register to
CLFTL 125-J		TL1	L	(1CYEF-)(ACYEF-)(TL1FF+)			ONEs
	L4 F	1 1		*	125-A5	120-B1 121-A5 125-L12	Clear F-register Clear shift counter Clear AZZZZ F-F
ESDTS+ 125-I		TL1	s	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register
MMnnE- 153/1				(SWnnA-)(STRB1+)	153/160	101116-Н8	Memory data set into M-register
CLPTR- 129-J		TL2	R	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCRST+)	129-D7/ H9	101116-Н10	Clear P-register
EDPTS+ 129-1	L9 F	TL2	S	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCSET+)	129-H9	101116-G11	Enable D-register to P-register
CLA1L+ 130-F	1 "	TL4	L	(GEN0A+)(TL4FF+)(M10FF+)	130-F11	101-H3	Clear A-register bit 1
CLYTR- 129-J		TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-D2	101116-G7	Clear Y-register
EPYTS+ 129-1		TL4	s	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)	129-D4	101116-K11,	Enable P-register to Y-register
MEMC1+ 126-J	J11 F	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+ 150-D	01 F	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle
							*
-							



 Instruction:
 Two's Complement of A (TCA)


 OP Code:
 140407
 Type:
 G, 1.5 cycles

 Description:
 Two's Complement of (A) → (A)

 1
 1
 0
 0
 0
 0
 1
 0
 0
 0
 0
 0
 0
 0
 1
 1
 1
 1

 1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16

				,		Execution	Time (µsec):	1.44
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-C3/ J6	116-D7-D9	Force carry to adder
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128-K8	101116-H9	Clear M-register
CLDTR-	125-J5	F	TLI	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs
CLFTL-	125-J7	F	TLI	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	120-B1 121-A5 125-L12	Clear F-register Clear shift counter Clear AZZZZ F-F
ESDTS+	125-L4	F	TLI	s	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register
MMnnE-	153/160				(SWnnA-)(STRB1+)	153/160	101116-Н8	Memory data set into M-register
CLPTR-	129-J10	F	TLZ	R	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCRST+)	129-D7/ H9	101116-Н10	Clear P-register
EDPTS+	129-L9	F	TL2	s	(FCYEF+)(TL2FF+)(SCZR0+) (MEMAC-)(MCSET+)	129-H9	101116-G11	Enable D-register to P-register
EASTL+	127-L1	F	TLATE	L	(AZZZZ-)(TLATE+)(GEN0P+) (M16FF+)(M02FF+)(M01FF+)	127-C2	101116-A5	Enable A-register to
JAMKN-	127-J3	F	TLATE	L	(AZZZZ-)(TLATE+)(GEN0P+) (M16FF+)(M02FF+)(M01FF+)	127-C2	101116-D6 117 B/D	Jam carry network
CLDTR-	125-J5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-D5	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	F	TL3	s	(TL3FF+)(10GRP-)(MCSET+)	125-A5	101116-D4- D8	Enable adder sum to D-register
SETAZ+	125-L10	F	TL3	L	(GEN0A+)(TL3FF+)(M08FF+)	125-A8	125-L10	Set AZZZZ F-F
E1CTS-	125-H8	F	TL3	s	(M15FF+) (GEN0A+)(TL3FF+)(M08FF+) (M15FF+)(AZZZZ-)(MCSET+)	125-A8/ H8	121-A7 126-F4	Set shift counter to all ONEs generate RPTT2+
RPTT2+	126-G4	F	TL3	s	E1CTS-	126-G4	126-G4	Repeat T2
CLATR-	122-H7	F	TL2	R	(GEN0A+)(TL2FF+)(AZZZZ+) (MCRST+)	122-A5/ H7	101116-H5	Clear A-register
EDAHS+ EDALS+	122-L1 122-L2	F	TL2 TL2	s s	(GEN0A+)(TL2FF+)(AZZZZ+) (MCSET+)	122-A5/ H1	101108-G7 109116-G7	Enable D(1-8) into A(1-8) Enable D(9-16) into A(9-16)
INCSC+	126-L3	F	TL2	L	(FCYEF+)(TL2FF+)	126-H3	121-A5	Increment shift counter
EASTL+	127-L1	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (AZZZZ+)	127-G11	101116-A5	Enable A-register to adder
EMSHL+	127-L8	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (AZZZZ+)	127-G11	101107-A8	Enable M(1-7) to adder
ENSHL+	127-L7	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (AZZZZ+)	127-G11	101107-A9	Enable M-(1-7) to adder
	127-L10	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (AZZZZ+)	127-G11	108116-A8	Enable M(8-16) to adder
	127-L5	F	TLATE	L	(GEN0P+)(TLATE+)(M02FF+) (AZZZZ+)	127-G11	108116-A9	Enable M-(8-16) to adder
EIKI7-	127-L4	F	TLATE	L	(JAMKN-)	127-Ј3	116-D7	Force carry to adder
	122-H7	F	TL4	R	(GEN0A+)(M16FF+)(TL4FF+)	122-A3	101116-H5	Clear A-register
	122-L1		TL4	s	(GEN0A+)(M16FF+)(TL4FF+)	122-A3	101108-G7	Enable D(1-8) into A(1-8)
	122-L2	F	TL4	s	(GEN0A+)(M16FF+)(TL4FF+)	122-A3	109116-G7	Enable D(9-16) into A(9-16)
1	129-J3		TL4	R	(SCZR0+)(TL4FF+)(MCRST+)	129-D2	101116-G7	Clear Y-register
	129-L5		TL4	s	(PISEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)	129-D4	101116-K11	Enable P-register to Y-register
	126-J11		TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	F	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle




Instruction: Input to A (INA)

OP Code: 54 Type: 10, 2 cycles

Description: $(INB) \rightarrow (A)$, $(1W)_7 = 1$ $(INB) \lor (A) \rightarrow (A)$, $(1W)_7 = 0$

8 9 10 11 12 13 14 15 16

	Г		Т				Time (μsec):	·· /-
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
MEMC1-	126-J11	F	TL4	L	(10GRP+)(FCYLF+)	126-D11	126-F11	Block start memory
H0LDM-	128-H8	A			(10GRP+)(ACYEF+)	128-H8	128-K8	Inhibit M-register clear
ADB7-16	138-11	Α			(DMCCY-)(MFF+)	138-A11	143-XX (S	ee main frame wire list)
CLDTR-	125-J5	A	TL1	R	(ACYEF+)(TL1FF+)(JST0P-) (1RS0P-)(1MA0P-)(MCRST+)	125-D4	101116-E7	Clear D-register to ONEs
EPSLL+	128-H4	A	TLI	. L	(10GRP+)	128-D5	101116-A10	Enable P-register to adder
EIK17-	127-L4	A	TL1	L	(TLATE-)	127-J6	116-D7-D9 117-B1	Force carry to adder
ECDEC:	125 7 4					127-J5		*
ESDTS+	125-L4	A	TLI	S	(ACYEF+)(TL1FF+)(JST0P-) (1RS0P-)(1MA0P-)(MCSET+)	125-D4	101116-D4- D8	Enable adder sum to D-register
DRLIN-	143-B3	Α			Function of IO option	Ü.,	125-D10	Device ready line
N0P10-	125-D10	A	TL1	L	(ACYEF+)(TL1FF+)(10GRP+) (DRL1N-)	125-D10	125-L9	Set AZZZZ F-F
CLPTR-	129-J10	Α	TL2	R	(TL2FF+)(10GRP+)(AZZZZ-) (0CPLS-)(MCRST+)	129-F8	101116-H10	Clear P-register
EDPTS+	129-L9	Α	TL2	s	(TL2FF+)(10GRP+)(AZZZZ-) (0CPLS-)(MCSET+)	129-F8	101116-H11	Enable D-register to P-register
CLDTR-	125-Ј5	Α	TL3	R	(ANAOP-)(TL3FF+)(MCRST+)	125-A5	101116-E7	Clear D-register to ONEs
ElDTS+	125-L6	A	TL3	s	(MCSET+)(RRLIN-)	125-H6	101116-D4	Enable INB 1-16 to
RRLIN-	134-K8	A	TL24	L	(M01FF+)(TL24F+)(AZZZZ-)	134-G8	143-D5	D-register
CLATR-	122-H7		TL4	R	(ACYLF+)(TL4FF+)(10GRP+)	134-G8 122-D7	143-D5 101116-H5	Reset ready to device
CLITA		^	LLT	K	(AZZZZ-)(M02FF-)(M07FF+) (M01FF+)(MCRST+)	122-D1	101110-H5	Clear A-register if 1W 7 = 1
EDAHS+	122-L1	A	TL4	s	(ACYLF+)(TL4FF+)(10GRP+) (AZZZZ-)(M01FF+)(M02FF-) (MCSET+)	122-D1	101108-G7	Enable D-register to A(1-8)
EDALS+	122-L2	A	TL4	s	(AZZZZ-)(M01FF+)(M02FF-) (MCSET+)(ACYLF+)(TL4FF+) (10GRP+)	122-D1	109116-G7	Enable D-register to A(9-16)
CLYTR-	129-Ј3	A	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-B1/ D2	101116-G7	Clear Y-register
EPYTS+	129-L5	A	TL4	s	(PISEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)(DMCRQ-)	129-D4/ H4	101116-K11	Enable P-register to Y-register
MEMC1+	126-Ј11	A	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	A /	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle




<u>Instruction</u>: Output Control Pulse (OCP)


OP Code: 14

Type: 10, 2 cycles

Description: Set or reset function of specified device



	T T		T	T		Г	Time (μσες).	1
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
	-				x =			
MEMC1-	126-J11	F	TL4	L	(10GRP+)(FCYLF+)	126-D11	126-F11	Block start memory
HOLDM-	128-H8		-		(10GRP+)(ACYEF+)	128-H8	128-K8	Inhibit M-register clea
ADB7-16	138-11		8		(DMCCY-)(MFF+)	138-11	See ma	in frame wire list)
OCPLS-	134-K10		-		(RESTR-)(FCYEF-)(10GRP+) (M01FF-)(M02FF-)	134-C7	143-B4	Control pulse to device
CLYTR-	129-J3	A	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-B1/ D1	101116-G7	Clear Y-register
EPYTS+	129-L5	A	TL4	S	(P1SEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)(DMCRQ-)	129-D4/ H4	101116-K11	Enable P-register to Y-register
MEMC1+	126-J11	Α	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	A	TL4	S	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle



Instruction: Output from A (OTA)

RCYF1+

150-D1

Α

TL4

S

OP Code: 74 Type: 10, 2 cycles Description:

If ready: $(A) \rightarrow (OTB)$ and skip If not ready: No output and no skip



Execution Time (µsec): 1.92 Signal Signal Component Origin Cyc Clk Tim Origin Destination Operation Description MEMCI-126-J11 F T1.4 (10GRP+)(FCYLF+) Τ. 126-D11 126-F11 Block start memory HOLDM-128-H8 (10GRP+)(ACYEF+) 128-H8 128-K8 Inhibit M-register clear EPSLL+ 128-H4 (10GRP+) 128-D5 101--116-A10 Enable P-register to adder 116-D7-D9 E1K17-127-L4 Α TLI (TLATE-) 127-16 Force carry to adder 117-B1 ADB7-16 138-11 (DMCCY-)(M__FF+) 138-11 (See main frame wire list) (ACYEF+)(TL1FF+)(JST0P-) (1RS0P-)(1MA0P-)(MCRST+) CLDTR-125-J5 TLI R 125-D4 101--116-E7 Clear D-register to ONES ESDTS+ (ACYEF+)(TL1FF+)(JST0P-) (1RS0P-)(1MA0P-)(MCSET+) 125-L4 Α TLI 125-D4 101--116-D4-Enable adder sum to D-register OTB01-16 138-E/L (A01FF+) through (A16FF+) 138-C/J (See main frame wire list) SMK01+ 134-L11 (SMKXX+)(ADB07-)(FCX00+) 134-K11 143-B5 ADB 7-16 = 0020₈ (Set mask) DRLIN-143-B3 Function of I/O option 125-D10 Device ready line NOP10-125-D10 Α TLI Τ. (ACYEF+)(TL1FF+)(10GRP+) 125-D10 125-L9 Set AZZZZ FF (DRLIN-) SETAZ+ 125-J10 (SMKXX-) 125-H9 125-L9 Set AZZZZ FF CLPTR-129-J10 (TL2FF+)(10GRP+)(AZZZZ-) TL2 R 129-F8 101--116-H10 Clear P-register (0CPLS-)(MCRST+) EDPTS+ 129-L9 TL2 s (TL2FF+)(10GRP+)(AZZZZ-) 129-F8 101--116-H11 Enable D-register to (0CPLS-)(MCSET+) P-register RRLIN-134-K8 TL24 L (M01FF+)(TL24F+)(AZZZZ-) 134-G8 143-D5 Reset ready to device CLYTR-129-J3 TL4 R (ACYNX-)(TL4FF+)(MCRST+) 129-B1/ 101--116-G7 Clear Y-register Dİ EPYTS+ 129-T.5 A TL4 s (PISEX-)(E01NS+)(TL4FF+) 129-D4/ 101--116-K11 Enable P-register to (0PGJS-)(MCSET+)(DMCRQ-) H4 Y-register MEMC1+ 126-J11 TL4 Τ. (TL4FF+)(SPM0D-)(TLAFF-) 150-C1 126-F11/ Enable set RCYF1+


HII

150-C2

150-D1

Start memory cycle

(MCSET+)(MEMC1+)(RCYF1-)




2-88

Instruction: Skip if Ready Line Set (SKS)

OP Code: 34 Type: 10, 2 cycles

Description: If f(device) is satisfied, device is ready and next instruction is skipped




Execution Time (µsec): 1.92

	,			·		Lxecution	Time (µsec):	1.92
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
H0LDM-	128-H8	Α			(CORGP+)(ACYEE+)	128-H8	128-K8	Inhibit M-register clear
ADB7-16	138-11	Α			(DMCCY-)(MFF+)	138-11	(See ma	n frame wire list)
CLDTR-	125-J5	Α	TLI	R	(ACYEF+)(TL1FF+)(JST0P-) (1RS0P-)(1MA0P-)(MCRST+)	125-D4	101116-E7	Clear D-register to ONEs
EPSLL+	128-H4	A	TL1	L	(10GRP+)	128-D5	101116-A10	Enable P-register to adder
E1K17-	127-L4	A	TLI	L	(ACYLF+) (CAS0P-)(LSX0P-)(SUB0P-)	127-J5	117-B1	Force carry to adder
ESDTS+	125-L4	A	TL1	S	(ACYEF+)(TL1FF+)(JST0P-) (1RS0P-)(1MA0P-)(MCSET+)	125-D4	101116-D4- D8	Enable adder sum to D-register
DRLIN-	143-B3	A			Function of I/O option		125-D10	Device ready line
N0P10-	125-D10	Α	TLl	L	(ACYEF+)(TL1FF+)(10GRP+) (DRL1N-)	125-D10	125-L9	Set AZZZZ FF
CLPTR-	129-J10	A	TL2	R	(TL2FF+)(10GRP+)(AZZZZ-) (0CPLS-)(MCRST+)	129-F8	101116-H10	Clear P-register
EDPTS+	129-L9	A	TL2	s	(TL1FF+)(10GRP+)(AZZZZ-) (0CPLS-)(MCSET+)	129-F8	101116-H11	Enable D-register to P-register
CLYTR-	129-J3	A	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-B1/ D1	101116-G7	Clear Y-register
EPYTS+	129-L5	A	TL4	s	(PISEX-)(E01NS+)(TL4FF+) (0PGJS-)(MCSET+)(DMCRQ-)	129-D4/ H4	101116-K11	Enable P-register to Y-register
MEMC1+	126-J11	Α	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+
RCYF1+	150-D1	A	TL4	s	(MCSET+)(MEMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle
			e.		V.			

Common shift instruction entry

Common s	T						- · · ·	
Function	Origin	Сус	Tim	Clk	Boolean Expression	Origin	Destination	Operation Description
EPSLL+	128-H4	F	TLATE	L	(FCYEF+)(TLATE-)	128-F3	101116-A10	Enable P-register to adder .
E1K17-	127-L4	F	TLATE	L	(TLATE-)	127-J5	116-D7/D9	Force carry to adder
CLFTL-	125-J7	F	TLI	L	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	121-A5 120-B1 125-L10	Clear shift counter Clear F-register Clear AZZZZ FF
CLMTR-	128-K8	F	TLI	R	(MCRST+)(H0LDM-)(TL1FF+)	128~K8	101116-H9	Clear M-register
CLDTR-	125-J5	F	TLI	R	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-E7	Clear D-register to ONEs
ESDTS+	125-L4	F	TLI	S	(1CYEF-)(ACYEF-)(TL1FF+)	125-A5	101116-D4- D8	Enable adder sum to D-register
MMnnE-	153/160				(SWnnA+)(STRB1+)	153/160	101116-Н8	Memory data set into M-register
CLPTR-	129-J10	F	TL2	R	(EDPTL+)(MCRST+)*	129-H9	101116-H10	Clear P-register
EDPTS+	129-L9	F	TLZ	S	(EDPTL+)(MCSET+)	129-H9	101116-G11	Enable D-register to P-register
EASTL+	127-L1	F	TLATE	L	(GEN0P+)(TLATE+)(M01FF-)	127-G11	101116-A5	Enable A-register to adder
EMSHL+	127-L8	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-G11	101108-A8	Enable M(1-7) to adder
ENSHL+	127-L7	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-G11	101107-A9	Enable M-(1-7) to adder
EMSLL+	127-L10	F	TLATE	L	(GENOP+)(TLATE+)(M01FF-)	127-G11	108116-A8	Enable M(8-16) to adder
ENSLL+	127-L5	F	TLATE	L	(GENOP+)(TLATE+)(MO1FF-)	127-G11	108116-A9	Enable M-(8-16) to adder
SETAZ+	125-J9	F	TL3	L	(SHA0P+)(TL3FF+)(AZZZZ-)	125-F11	125-L10	Set AZZZZ FF
EMCTL+	125-L11	F	TL3	L	(SHA0P+)(TL3FF+)(AZZZZ-)	125-F11	121-A11	Enable M-register to shift counter
EMCTL-	125-J11	F	TL3	L	(SHA0P+)(TL3FF+)(AZZZZ-)	125-F11	124-F1	Clear CBITF
SCZR0-	121-L3				(SC16F-)through (SC11F-)	121-X7	126-D4	Shift counter equals ZERO
RPTT2+	126-F5	F	TL3	L	NOR of EMC16 through EMC11-	126-F10	118-A3	Repeat TL2 timing level
CLDTR-	125-J5	F	TL3	R	(TL3FF+)(ACYLF-)(MCRST+)	125-D6	101116-E7	Clear D-register to ONEs
CLETR-	125-J2	F	TL3	R	(TL3FF+)(GEN0P+)(M01FF-) (M02FF+)(MCRST+)	125-D1	101116-L3	Clear E-register
ESDTS+	125-L4	F	TL3	s	(TL3FF+)(10GRP-)(MCSET+)	125-D6	101116-D4- D8	Enable adder sum to D-register
EBETS+	125-L1	F	TL3	s	(TL3FF+)(GEN0P+)(M01FF-) (M02FF+)(MCSET+)	125-D1	101116-J2	Enable B-register to E-register
*See g	ate AlA4	4-Fat	129-D8 f	or EDP	TL+			
		L	<u></u>			L		



NOTES: 1, THIS INSTRUCTION IDENTICAL TO LGL EXCEPT FOR STATE OF D17DJ


2. MISSING SIGNALS CAN BE FOUND IN ALR ENTRY ANALYSIS

3474

2-90

| No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shif


Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description		
			Com	mon En	Entry (See Common Entry for Shift Instructions, Page 2-90)					
SHASC+	120-K8	F	TL2	L	(SHA0P+)(SCZR0-)	120-H8	122-D10 124-D1/D3	Shift A-register and shift counter not equal to ZERO		
CBITF	124-L1	F	TL2	s	(SHASC+)(TL2FF+)(M07FF+) (M10FF-)(D01FF+)(MCSET+)	122-D3	124-L2	Set Dl into CBlTF		
CLATR-	122-H7	F	TL2	R	(SHASC+)(TL2FF+)(M07FF+) (MCRST+)	122-D10	101116-Н5	Clear A-register		
D17DJ+	130-F3	F	TL2	L	(SHA0P+)(M09FF+)(M08FF+) (D01FF+)	130-D2	116-G5	Left shift end effect		
SLATS+	122-L10	F	TL2	s	(SHASC+)(TL2FF+)(M07FF+) (MCSET+)	124-D3	101116-G5	Shift left A-register		
			Co	mmon l	Exit (See Common Exit for Shi	ft Instructi	ions, Page 2-11	3)		
			-							
			• "							
							÷			
		-				-				
EAST-CONTRACTOR OF THE PROPERTY OF THE PROPERT			l							



NOTE: MISSING SIGNALS CAN BE FOUND IN ALS ENTRY ANALYSIS

| No. of shifts | No. of shifts | OP Code: 0415N | Type: SH, 1 + n/2 cycles | n = no. of shifts | 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


	1 OAE.	→ (C)	т		7	Execution	Time (µsec): 0	.96 + 0.48n
Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation Description
			Commo	on Entry	(See Common Entry for Shif	' t Instructio	ons, Page 2-90)	
SHASC+	120-K8	F	TL2	L	(SHA0P+)(SCZR0-)	120-Н8	122-D10 124-D7	Shift A-register and shift counter not equal to ZERO
CLATR-	122-H7	F	TL2	R	(SHASC+)(TL2FF+)(M07FF+) (MCRST+)	122-C10	101116-Н5	Clear A-register
D17DJ-	130-F4	F	TLZ	ᅩ	(M08FF+)	130-D4	116-G5	Clear A-register bit 16
SLATS+	122-L10	F	TL2	S	(SHASC+)(TL2FF+)(M07FF+) (MCSET+)	122-D10	101116-G5	Shift left A-register
D1≠ D2	124-D7	F	TL2	L	See inputs to gate A1E37-F	124-D7	124-F2	Set CB1TF with SHASC+
					, in		-	
			Commo	n Exit	(See Common Exit for Shift In	ıstructions	, Page 2-113)	
-3:					0			
							,	. *
. 5		İ				*		
-						* -		*
							•	
	The state of the s					1		- ·



NOTES: 1. THIS INSTRUCTION IDENTICAL TO LGR EXCEPT FOR STATE OF DOODJ

2. MISSING SIGNALS CAN BE FOUND IN ARR ENTRY ANALYSIS


	T	1 10		_		Execution	Time (µsec): 0.	96 + 0.48n
Signal	Origin	Cyc	Tim	Clk	Signal Component	Origin	Destination	Operation Description
						1		
4			Comr	non Ent	ry (See Common Entry for Shi	ft Instructi	ions, Page 2-90)	ζ.
SHASC+	120-K8	F	TL2	L	(SHA0P+)(SCZR0-)	120-H8	122-D11 124-D1/D4	Shift A-register and shift counter not equal to ZERO
CBITF	124-L1	F	TLZ	S	(SHASC+)(M07FF-)(M08FF+) (TL2FF+)(D16FF+)(MCSET+)	124-D4	124-L2	Set D16 into CBITF
CLATR-	122-H7	F	TL2	R	(SHASC+)(TL2FF+)(M07FF-) (MCRST+)	122-D11	101116-Н5	Clear A-register
D00DJ+	130-D1	F	TL2	L	(SHA0P+)(M02FF+)(M09FF+) (D16FF+)	130-B2	101-G6	Right shift end effect
SRATS+	122-L11	F	TL2	s	(SHASC+)(TL2FF+)(M07FF-) (MCSET+)	122-D11	101116-G6	Shift right A-register
MFGZE-	122-F1	F	TL2	L	(SHASC+)(TL2FF+)(M07FF-)	122-D11	124-F1	Clear CBITF
					* _ +			
*			Com	mon Exi	t (See Common Exit for Shift	Instruction	s, Page 2-113)	
					· ·			•
		-						
		- 1	-		-	0.0		
					*			
						j	i i	



NOTE: MISSING SIGNALS CAN BE FOUND IN ARS ENTRY ANALYSIS

| No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shif

	7	T			J. 96 + U. 48n			
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
	And Andrews District Principles		Commor	l Entry	 (See Common Entry for Shift 	Instruction	s, Page 2-90)	
SHASC+	120-K8	F	TL2	L	(SHA0P+)(SCZR0-)	120-H8	122-D11 124-D4	Shift A-register and shift counter not equal to ZERO
CBITF	124-L1	F	TL2	S	(SHASC+)(M07FF-)(M08FF+) (TL2FF+)(D16FF+)(MCSET+)	124-D4	124-L2	Set D16 into CB1TF
MFG2E-	122-F1	F	TLZ	L	(SHASC+)(M07FF-)(TL2FF+)	122-D11	124-F1	Clear CBITF
CLATR-	122-H7	F	TL2	R	(SHASC+)(TL2FF+)(M07FF-) (MCRST+)	122-D11	101116-Н5	Clear A-register
SRATS+	122-L1	F	TL2	s	(SHASC+)(TL2FF+)(M07FF-) (MCSET+)	122-D11	101116-G6	Shift right A-register
D00DJ+	130-D1	F	TL2	L	(M10FF+)(D00FF+)	122-B1	101-G6	Maintain sign bit
D00FF+	130-H9	F	TL2	S	(ESDTS+)(R01PA+)(G01DJ-)	130-F6	130-B1	Extension of D-register
R01PA+	101-D9	F	TL2	L	(H01DJ-)	101-B9	101-B9	Adder network OR gate
G01DJ-	101-A4	F	TL2	L	(EASTL+)(A01FF+)	101-A4	101-A4	Adder network OR gate
					~			8
			Comr	non Exi	t (See Common Exit for Shift I	ا Instruction	s, Page 2-113)	
			- Constitution and Cons					
					0			
			-	-				
			-					
			No.					
		ĺ	- Comment					
			_					1



NOTES: 1. THIS INSTRUCTION IDENTICAL TO ALR EXCEPT FOR STATE OF D17DJ

2. MISSING SIGNALS CAN BE FOUND IN LGL ENTRY ANALYSIS


Instruction: Logical Left Shift (LGL)

OP Code: 0414N

Type: SH, 1 + n/2 cycles
n = no. of shifts

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

				,		Execution	Time (µsec): 0	. 96 + 0. 48n
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
		THE PARTY OF THE P	Commo	l n Entry	(See Common Entry for Shift	Instruction	ns, Page 2-90)	
SHASC+	120-K8	F	TL2	L	(SHA0P+)(SCZR0-)	120-H8	122-D10 124-D1	Shift A-register and shift counter not equal to ZERO
CBITF	124-L1	F	TL2	S	(SHASC+)(TL2FF+)(M07FF+) (M10FF-)(D01FF+)(MCSET+)	122-D3	124-L2	Set Dl into CBITF
CLATR-	122-H7	F	TLZ	Ř	(SHASC+)(TL2FF+)(M07FF+) (MCRST+)	122-D10	101116-Н5	Clear A-register
D17DJ-	130-F4	F	TL2	L	(M08FF+)	130-D3	116-G5	Clear A-register bit 16
SLATS+	122-L10	F.	TL2	S	(SHASC+)(TL2FF+)(M07FF+) (MCSET+)	122-D10	101116-G5	Shift left A-register
			Comm	non Exit	t (See Common Exit for Shift I	nstruction	s, Page 2-113)	,
								÷
						.00	·	*
-					*			
		-						* *
	*				٠, .			
							I	




NOTES: 1. THIS INSTRUCTION IDENTICAL TO ARR EXCEPT FOR STATE OF DOODJ

2. MISSING SIGNALS CAN BE FOUND IN LGR ENTRY ANALYSIS

| No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shift


			7				· · · · · · · · · · · · · · · · · · ·	
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
			Commo	 n Entry 	(See Common Entry for Shift	Instructio	ns, Page 2-90)	
SHASC+	120-K8	F	TL2	L	(SHA0P+)(SCZR0-)	140-HC	122-D11 124-D1/D4	Shift A-register and shift counter not equal to ZERQ
CBITF	124-L1	F	TL2	S	(SHASC+)(M07FF-)(M08FF+) (TL2FF+)(D16FF+)(MCSET+)	124-D4	124-L2	Set D16 into CB1TF
CLATR-	122-H7	F	TL2	R	(SHASC+)(M07FF-)(TL2FF+) (MCRST+)	122-D11	101116-Н5	Clear A-register
SRATS+	122-L11	F	TL2	S	(SHASC+)(TL2FF+)(M07FF-) (MCSET+)	122-D11	101116-G6	Shift right A-register
MFG2E-	122-F1	F	TL2	L	(SHASC+)(TL2FF+)(M07FF-)	122-D11	124-F1	Clear CBITF
D00DJ-	130-D1	F	TL2	L	(M10FF-)(M08FF+)	130-B3	101-G6	Clear A-register bit 1
		(l Common I	 Exit (S 	ee Common Exit for Shift Inst	ructions, I	 Page 2-113)	^
					,		0	·
						-		* .
					e:			
					·	ė		
	Ll							



NOTES: 1. THIS INSTRUCTION IDENTICAL TO LLR EXCEPT FOR STATE OF EDDDJ

2. MISSING SIGNALS CAN BE FOUND IN LLL ENTRY ANALYSIS

Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
				***************************************			-	
-			Comm	on Ent	ry (See Common Entry for Shi	ft Instruct	ions, Page 2-90	·)
	·				**		1	
SHASC+	120-K8	F	TL2	L	(SHA0P+)(SCZR0-)	120-H8	122-C10 123-E4 124-D1/D3	Shift A-register and shift counter not equal to ZERO
CBITF	124-L1	F	TL2	S	(SHASC+)(TL2FF+)(M07FF+) (M10FF-)(D01FF+)(MCSET+)	122-D3	124-L2	Set Dl into CBlTF
CLATR-	122-H7	F	TLZ	R	(SHASC+)(TL2FF+)(M07FF+) (MCRST+)	122-C10	101116-Н5	Clear A-register
CLBTR-	123-J7	F. ,	TLZ	R	(SHASC+)(TL2FF+)(M07FF+) (M08FF-)(MCRST+)	123-E4	101116-H2	Clear B-register
D17DJ+	130-F3	F	TL2	L	(ACYLF-)(M08FF-)(M10FF-) (E01FF+)	130-D3	116-G5	Left shift end effect
SLATS+	122-L10	F	TLZ	S	(SHASC+)(TL2FF+)(M07FF+)	122-D10	101116-G5	Shift left A-register
E0CDJ+	130-D8	F	TL2	L	(E02FF+)	130-D8	101-E1	Set E2 into B1
SLBTS+	123-L4	F	TL2	S	(SHASC+)(TL2FF+)(M07FF+) (M08FF-)(MCSET+)	123-E4	101116-E1	Shift left B-register
E0DDJ-	130-D11	F	TL2	L	(M09FF-)	130-B11	116-G1	Clear B16
some and the second								
			Comm	on Exit	(See Common Exit for Shift In	structions	, Page 2-113)	
					4			v.
				*	÷	_		
	ė							




NOTES:

1. THIS INSTRUCTION IDENTICAL TO LLL EXCEPT FOR STATE OF EODDJ


2. MISSING SIGNALS CAN BE FOUND IN LLR ENTRY ANALYSIS

		T -	T	T		- Diccution	lime (μsec):	0. 96 + 0. 48n
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
			Com	mon Er	l atry (See Common Entry for Sh	tions, Page 2-9	0)	
SHASC+	120-K8	F	TL2	L	(SHA0P+)(SCZR0-)	120-H8	122-C10 123-E4 124-C1/C3	Shift A-register and shift counter not equal to ZERO
CBITF	124-L1	F	TL2	S	(SHASC+)(TL2FF+)(M07FF+) (M10FF-)(D01FF+)(MCSET+)	122-D3	124-L2	Set Dl into CBlTF
CLATR-	122-H7	F	TLZ	R	(SHASC+)(TL2FF+)(M07FF+) (MCRST+)	122-C10	101116-H5	Clear A-register
CLBTR-	123-J7	Ð	TL2	R	(SHASC+)(TL2FF+)(M07FF+) (M08FF-)(MCRST+)	123-E4	101116-H2	Clear B-register
D17DJ+	130-F3	F	TL2	L	(ACYLF-)(M08FF-)(M10FF-) (E01FF+)	130-D3	116-G5	Left shift end effect
SLATS+	122-L10	F	TL2	s	(SHASC+)(TL2FF+)(M07FF+) (MCSET+)	122-D10	101116-G5	Shift left A-register
E0CDJ+	130-D8	F	TL2	L	(E02FF+)	130-D8	101-E1	Set E2 and B1
SLBTS+	123-L4	F	TL2	s	(SHASC+)(TL2FF+)(M07FF+) (M08FF-)(MCSET+)	123-E4		Shift left B-register
E0DDJ+	130-D11	F	TL2	L	(SHA0P+)(M09FF+)(D01FF+)	130-B11	116-G1	Set Dl into Bl6
			Com	mon E				
		ĺ						
					0.0			
						l		



NOTE: MISSING SIGNALS CAN BE FOUND IN LLS ENTRY ANALYSIS

Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
	C	 Common E	 Entry (S	ee Common Entry for Shift Ins	structions,	 Page 2-90) 	
120-K8	F	TL2	L	(SHA0P+)(SCZR0-)	120-H8	122-D10 123-E4 124-D7	Shift A-register and shift counter not equal to ZERO
122-H7	F	TL2	R	(SHASC+)(TL2FF+)(M07FF+) (MCRST+)	122-C10	101116-Н5	Clear A-register
123-J7	F	TL2	R	(SHASC+)(TL2FF+)(M07FF+) (M08FF-)(MCRST+)	123-E4	101116-H2	Clear B-register
130-F3	F	TL2	L	(M08FF-)(M10FF+)(E02FF+)	130-D4	116-G5	Left shift end effect
122-L10	F	TL2	s	(SHASC+)(TL2FF+)(M07FF+) (MCSET+)	122-D10	101116-G5	Shift left A-register
130-D8	F	TL2	L	(ACYLF-)(M10FF+)(E01FF-)	130-D7	101-E1	Set El into Bl
123-L4	F	TL2	S	(SHASC+)(TL2FF+)(M07FF+) (M08FF-)(MCSET+)	123-E4	101116-E1	Shift left B-register
130-D11	F	TL2	L	(M09FF-)	130-B11	116-G1	Clear B16
124-D7	F.	TL2	L	See inputs to gate AlE37-F	124-D7	124-F2	Set CBlT with SHASC+
-							
		Com	ns, Page 2-113)				
							8
						9	
	120-K8 122-H7 123-J7 130-F3 122-L10 130-D8 123-L4 130-D11	120-K8 F 122-H7 F 123-J7 F 130-F3 F 122-L10 F 130-D8 F 123-L4 F	Common F 120-K8 F TL2 122-H7 F TL2 123-J7 F TL2 130-F3 F TL2 122-L10 F TL2 130-D8 F TL2 123-L4 F TL2 130-D11 F TL2 124-D7 F TL2	Common Entry (S 120-K8 F TL2 L 122-H7 F TL2 R 123-J7 F TL2 R 130-F3 F TL2 L 122-L10 F TL2 S 130-D8 F TL2 L 123-L4 F TL2 S 130-D11 F TL2 L 124-D7 F TL2 L	Common Entry (See Common Entry for Shift Insection 120-K8 F TL2 L (SHA0P+)(SCZR0-) 122-H7 F TL2 R (SHASC+)(TL2FF+)(M07FF+) (MCRST+) 123-J7 F TL2 R (SHASC+)(TL2FF+)(M07FF+) (M08FF-)(MCRST+) 130-F3 F TL2 L (M08FF-)(M10FF+)(E02FF+) 122-L10 F TL2 S (SHASC+)(TL2FF+)(M07FF+) (MCSET+) 130-D8 F TL2 L (ACYLF-)(M10FF+)(E01FF-) 123-L4 F TL2 S (SHASC+)(TL2FF+)(M07FF+) (M08FF-)(MCSET+) 130-D11 F TL2 L (M09FF-) 124-D7 F TL2 L See inputs to gate AlE37-F	Common Entry (See Common Entry for Shift Instructions, 120-K8 F TL2 L (SHA0P+)(SCZR0-) 120-H8 122-H7 F TL2 R (SHASC+)(TL2FF+)(M07FF+) 122-C10 123-J7 F TL2 R (SHASC+)(TL2FF+)(M07FF+) 123-E4 130-F3 F TL2 L (M08FF-)(M10FF+)(E02FF+) 130-D4 122-L10 F TL2 S (SHASC+)(TL2FF+)(M07FF+) 122-D10 130-D8 F TL2 L (ACYLF-)(M10FF+)(E01FF-) 130-D7 123-L4 F TL2 S (SHASC+)(TL2FF+)(M07FF+) 123-E4 130-D11 F TL2 L (M09FF-) 130-B11 124-D7 F TL2 L See inputs to gate A1E37-F 124-D7	Common Entry (See Common Entry for Shift Instructions, Page 2-90) 120-K8 F TL2 L (SHA0P+)(SCZR0-) 120-H8 122-D10 123-E4 124-D7 122-H7 F TL2 R (SHASC+)(TL2FF+)(M07FF+) 122-C10 101116-H5 (MCRST+) 123-J7 F TL2 R (SHASC+)(TL2FF+)(M07FF+) 123-E4 101116-H2 (M08FF-)(MCRST+) 130-F3 F TL2 L (M08FF-)(M10FF+)(E02FF+) 130-D4 116-G5 122-L10 F TL2 S (SHASC+)(TL2FF+)(M07FF+) 122-D10 101116-G5 (MCSET+) 130-D8 F TL2 L (ACYLF-)(M10FF+)(E01FF-) 130-D7 101-E1 123-L4 F TL2 S (SHASC+)(TL2FF+)(M07FF+) 123-E4 101116-E1 (M08FF-)(MCSET+) 130-D11 F TL2 L (M09FF-) 130-B11 116-G1



NOTES: 1. THIS INSTRUCTION IDENTICAL TO LRR EXCEPT FOR STATE OF DOODJ

2. MISSING SIGNALS CAN BE BE FOUND IN LRL ENTRY ANALYSIS

No. of shifts


Instruction: Long Right Logical Shift (LRL)

 $\frac{\text{Type}}{\text{n = no. of shifts}}$ OP Code: 0400N

0 1 0 0 0 0 0 0 0 N N N N N N 8 9 10

Description: 0 1 A 16 1 B 16 C

2	_			_ T		Execution	Time (µsec): 0	.96 + 0.48n
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description
			Com	90)				
SHASC+	120-K8	F	TL2	L	(SHA0P+)(SCZR0-)	120-H8	122-C11 123-E6 124-D1/D5	Shift A-register and shift counter not equal to ZERO
CBITF	124-L1	F	TL2	s	(TL2FF+)(SHASC+)(M07FF-) (M08FF-)(E16FF+)(MCSET+)	124-D5	124-L2	Set El6 into CBlTF
MFG2E-	122-F1	F	TL2	L	(SHASC+)(TL2FF+)(M07FF-)	122-D11	124-F1	Clear CBITF
CLATR-	122-H7	F	TL2	R	(SHASC+)(TL2FF+)(M07FF-) (MCRST+)	122-C11	101116-Н5	Clear A-register
CLBTR-	123-J7	ř	TL2	R	(SHASC+)(TL2FF+)(M07FF-) (M08FF-)(MCRST+)	123-E6	101116-Н2	Clear B-register
D00DJ-	130-D1	F	TL2	L	(M10FF-)(M09FF-)	130-B2	101-G6	Clear A-register bit 1 with SRATS+
SRATS+	122-L1	F	TL2	s	(SHASC+)(TL2FF+)(M07FF-) (MCSET+)	122-D11	101116-G6	Shift right A-register
E0ADJ+	130-D9	F	TL2	L	(M10FF-)(D16FF-)	130-D10	101-E2	Set D16 into B1
SRBTS+	123-L8	F	TL2	S	(SHASC+)(TL2FF+)(M07FF-) (M08FF-)(MCSET+)	123-E6	101116-E2	Shift right B-register
								0
		С	ommon E	exit (Se	e Common Exit for Shift Instru	octions P	age 2-113)	
			1	1	1		l = 113,	÷
					,			
							L	




NOTES: 1. THIS INSTRUCTION IDENTICAL TO LRL EXCEPT FOR STATE OF DOODJ

2. MISSING SIGNALS CAN BE FOUND IN LRR ENTRY ANALYSIS

| No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shifts | No. of shif

			T		Execution Time (µsec): 0. 46 n							
Signal	Origin Cyc Tim Clk		Signal Component Orig		Destination	Operation Description						
1			Comm	on Ent	ry (See Common Entry for Shi	ft Instruct	ions, Page 2-90)				
					*							
SHASC+	120-K8	F	TL2	L	(SHA0P+)(SCZR0-)	120-H8	122-C11 123-E6 124-D1/D5	Shift A-register and shift counter not equal to ZERO				
CBITF	124-L1	F	TL2	s	(TL2FF+)(SHASC+)(M07FF-) (M08FF-)(E16FF+)(MCSET+)	124-D5	124-L2	Set El6 into CBITF				
CLATR-	122-H7	F	TL2	R	(SHASC+)(TL2FF+)(M07FF-) (MCRST+)	122-C11	101116-Н5	Clear A-register				
CLBTR-	123-J7	F	TL2	R	(SHASC+)(TL2FF+)(M07FF-) (M08FF-)(MCRST+)	123-E6	101116-Н2	Clear B-register				
D00DJ+	130-D1	F	TL2	L	(SHA0P+)(M08FF-)(M09FF+) (E16FF+)	130-B3	101-G6	Set E16 into A1 with SRATS+				
SRATS+	122-L1	F	TL2	s	(SHASC+)(TL2FF+)(M07FF-) (MCSET+)	122-D11	101116-G6	Shift right A-register				
MFG2E-	122-F1	F	TL2	L	(SHASC+)(TL2FF+)(M07FF-)	122-D11	124-F1	Clear CBITF				
E0ADJ+	130-D9	F	TL2	L	(M10FF-)(D16FF-)	130-D10	101-E2	Set D16 into B1				
SRBTS+	123-L8	F	TL2	s	(SHASC+)(TL2FF+)(M07FF-) (M08FF-)(MCSET+)	123-E6	101116-E2	Shift right B-register				
			Comr	non Exi	t (See Common Exit for Shift)	(See Common Exit for Shift Instructions, Page 2-113)						
			1	i		3						
				-	9							
MATERIAL CONTRACTOR OF THE STREET, STR	Ť						*					



NOTE: MISSING SIGNALS CAN BE FOUND IN LRS ENTRY ANALYSIS

Instruction: Long Arithmetic Right Shift (LRS)

OP Code: 0401N

1 N N N N N N 11 12 13 14 15 16

Type: SH, 1 + n/2 cycles n = no. of shifts

A 16 B₁ 2 B 16 C Description:

Execution Time (μ sec): 0.96 + 0.48n

No. of shifts

					•					
Signal	Origin	Сус	Tim	Clk	Signal Component	Origin Destination		Operation Description		
			Comm	on Entr	(See Common Entry for Shift Instructions, Page 2-90)					
SHASC+	120-K8	F	TL2	L	(SHA0P+)(SCZR0-)	12 0- H8	122-D11 123-E7 124-D5	Shift A-register and shift counter not equal to ZERO		
CBITF	124-L1	F	TL2	s	(TL2FF+)(SHASC+)(M07FF-) (M08FF-)(E16FF+)(MCSET+)	124-L2	Set E16 into CBlTF			
CLATR-	122-H7	F	TL2	R	(SHASC+)(TL2FF+)(M07FF-) (MCRST+)	122-D11	101116-Н5	Clear A-register		
CLBTR-	123-J7	F	TL2	R	(SHASC+)(TL2FF+)(M07FF-) (M08FF-)(MCRST+)	123-E6	101116-Н2	Clear B-register		
D00DJ+	130-D1	F	TL2	L	(M10FF+)(D00FF+)	130-B1	101G6	Maintain sign bit		
D00FF+	130-H9	F	TL2	s	(ESDTS+)(R01PA+)(G01DJ-)	130-F6	130-B1	Extension of D-register		
R01PA+	101-D9	F	TL2	L	(H0LDJ-)	101-B9	101-B9	Adder network OR gate		
G01DJ-	101-A4	F	TL2	L	(EASTL+)(A01FF+)	101-A4	101-A4	Adder network OR gate		
SRATS+	122-L1	F	TL2	s	(SHASC+)(TL2FF+)(M07FF-) (MCSET+)	122-D11	101116-G6	Shift right A-register		
MFG2E-	122-F1	F	TL2	L	(SHASC+)(TL2FF+)(M07FF-)	122-D11	124-F1	Clear CBlTF		
E0ADJ+	130-D9	F	TL2	L	(M10FF+)(E01FF-)	130-D9	101-E2	Set El into Bl		
E0BDJ+	130-F1	F	TL2	L	(M10FF+)(D16FF-)	130-F1	102-F2	Set D16 into B2		
SRBTS+	123-L8	F	TL2	s	(SHASC+)(TL2FF+)(M07FF-) (M08FF-)(MCSET+)	123-E6	101116-E2	Shift right B-register		
			Comm	on Exit	s, Page 2-113)					
	11									

2-113

Common shift instruction exit

Instruction:

Signal	Origin	Сус	Tim	Clk	Signal Component	Origin	Destination	Operation Description	
NCSC+	126-L3	F	TL2	L	(FCYEF+)(TL2FF+)*	126-H3	121-A5	Increment shift counte	
LYTR-	129-J3	F	TL4	R	(ACYNX-)(TL4FF+)(MCRST+)	129-D3	101116-L11	Clear Y-register	
PYTS+	129-L4	F	TL4	S	(P1SEX-)(E01NS+)(0PGJS-)	129-D4/ H4	101116-K11	Enable P-register to Y-register	
IEMC1+	126-J11	F	TL4	L	(TL4FF+)(SPM0D-)(TLAFF-)	126-F11/ H11	150-C1	Enable set RCYF1+	
CYF1+	150-D1	F	TL4	s	(MCSET+)(MÉMC1+)(RCYF1-)	150-C2	150-D1	Start memory cycle	
							*		
*	myzha o ioiziana e ioi					, = "			
- *				*			. * *		
-	-						·		
						ė		*	
				3		*		*	
						0	·		
Repeat T	3 and T2	as re	quired an	d enter	T4				

F					
(
Tanana and an an an an an an an an an an an an an					
1 1 1 1					
1					
The state of the s					
į					
L.,					
U III					
Lorent					

Honeywell

COMPUTER CONTROL DIVISION

United Kingdom

Honeywell Ltd., Computer Control Division, 53 Clarendon Road, Watford, Herts. Watford 42391 Telex: 934227

Honeywell Ltd.
Computer Control Division,
Honeywell House,
Station Road,
Cheadle Hulme,
Cheshire

061-485 6116
Telex: 66509

Honeywell Ltd.
Computer Control Division,
Observatory House,
Windsor Road,
Slough, Bucks.

Slough 33366
Telex: 84601

Sweden

Honeywell AB, Computer Control Division, Storsäträgrand 5, 127 86 Skärholmen, 308/88 00 00, Telex: 854-10673

Finland

OY Honeywell, Hitsaajankatu 5, Helsinki 81, → 780311 Telex: 12–1229

France

Honeywell S.A.,
Computer Control Division,
92 rue de Courcelles,
Paris 8eme.
227 60 71
Telex: 29623

Italy

Honeywell S.p.A., Computer Control Division, Via V. Pisani, 13 I 20124 Milano. ☎ 6245 Telex: 32092

Germany

Honeywell GmbH, Computer Control Division, 6050 Offenbach/Main, Kaiserleistrasse 55. 8.0641 Telex: 41–52758

Honeywell GmbH Computer Control Division 4 Düsseldorf Moersenbroicher Weg 200 6 21 61 Telex: 858 6754

Netherlands

Honeywell NV, Computer Control Division, Egelenburg 150-152, Amsterdam Buitenveldert. 2020-429666 Telex: 13066

Switzerland

Honeywell AG, Computer Control Division, 8008 Zürich, Dufourstrasse 47. ☎ (051) 47.44.00 Telex: 53.561

Honeywell AG
Computer Control Division
1200 Geneva/Switzerland
73, Route de Lyon
44 25 50
Telex: 22 670

Other countries export

Honeywell Ltd., Computer Control Division, 53 Clarendon Road, Watford, Herts. Watford 42391 Telex: 934227

